

Intel® Desktop Board D865GVHZ Technical Product Specification

November 2003

Order Number: C53955-001

Revision History

Revision	Revision History	Date
-001	First release of the Intel® Desktop Board D865GVHZ Technical Product Specification.	November 2003

This product specification applies to only the standard Intel® Desktop Board D865GVHZ with BIOS identifier BF86510A.86A.

Changes to this specification will be published in the Intel Desktop Board D865GVHZ Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel® desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, Pentium, and Celeron are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2003, Intel Corporation. All rights reserved.

Preface

This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for the Intel® Desktop Board D865GVHZ. It describes the standard product and available manufacturing options.

Intended Audience

The TPS is intended to provide detailed, technical information about the Desktop Board D865GVHZ and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically not intended for general audiences.

What This Document Contains

Chapter Description

- 1 A description of the hardware used on the Desktop Board D865GVHZ
- 2 A map of the resources of the Desktop Board
- 3 The features supported by the BIOS Setup program
- 4 The contents of the BIOS Setup program's menus and submenus
- 5 A description of the BIOS error messages, beep codes, and POST codes

Typographical Conventions

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

Notes, Cautions, and Warnings



◯ NOTE

Notes call attention to important information.

★ INTEGRATOR'S NOTES

Integrator's notes are used to call attention to information that may be useful to system integrators.



A CAUTION

Cautions are included to help you avoid damaging hardware or losing data.



M WARNING

Warnings indicate conditions, which if not observed, can cause personal injury.

Other Common Notation

#	Used after a signal name to identify an active-low signal (such as USBP0#)
(NxnX)	When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the Desktop Board D865GVHZ, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area.
GB	Gigabyte (1,073,741,824 bytes)
GB/sec	Gigabytes per second
KB	Kilobyte (1024 bytes)
Kbit	Kilobit (1024 bits)
kbits/sec	1000 bits per second
MB	Megabyte (1,048,576 bytes)
MB/sec	Megabytes per second
Mbit	Megabit (1,048,576 bits)
Mbit/sec	Megabits per second
xxh	An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V	Volts. Voltages are DC unless otherwise specified.
*	This symbol is used to indicate third-party brands and names that are the property of their respective owners.

Contents

1	Pro	duct De	escription	11
	1.1	Overvie	w	12
		1.1.1	Feature Summary	12
		1.1.2	Manufacturing Options	13
		1.1.3	Board Layout	14
		1.1.4	Block Diagram	15
	1.2	Online S	Support	16
	1.3	Operatir	ng System Support	16
	1.4	Design S	Specifications	17
	1.5	Process	or	20
	1.6	System	Memory	21
		1.6.1	Memory Configurations	23
	1.7	Intel® 86	65GV Chipset	
		1.7.1	Intel 865GV Graphics Subsystem	
		1.7.2	USB	
		1.7.3	IDE Support	34
		1.7.4	Real-Time Clock, CMOS SRAM, and Battery	36
	1.8	I/O Cont	troller	36
		1.8.1	Serial Port	37
		1.8.2	Parallel Port	37
		1.8.3	Diskette Drive Controller	37
		1.8.4	Keyboard and Mouse Interface	
	1.9	Audio S	ubsystem	
		1.9.1	Audio Subsystem Software	
		1.9.2	Audio Connectors	
		1.9.3	Realtek ALC202A-based Audio Subsystem (Optional)	
		1.9.4	Intel® Flex 6 Audio Subsystem (Optional)	
	1.10		bsystembsystem	
		1.10.1	10/100 Mbits/sec LAN Subsystem (Optional)	
		1.10.2	Gigabit LAN Subsystem (Optional)	
		1.10.3	Alert Standard Format (ASF) Support	
		1.10.4	LAN Subsystem Software	
	1.11		re Management Subsystem	
		1.11.1	Hardware Monitoring and Fan Control ASIC	
		1.11.2	Thermal Monitoring	
		1.11.3	Fan Monitoring	
		1.11.4	Chassis Intrusion and Detection	
	1.12		Management	
		1.12.1	ACPI	
		1.12.2	Hardware Support	48

Technical Reference 2.2 Memory Map54 DMA Channels54 2.3 2.4 Fixed I/O Map55 PCI Configuration Space Map56 2.5 2.6 PCI Interrupt Routing Map......58 2.7 Connectors 60 2.8 Back Panel Connectors......61 2.8.1 2.8.2 External I/O Connectors70 2.8.3 2.9 Jumper Blocks.......74 Front Panel Audio Connector/Jumper Block.....74 2.9.1 BIOS Setup Configuration Jumper Block......75 2.9.2 2.10 Mechanical Considerations......76 2.10.1 DC Loading78 2.11.1 2.11.2 2.11.3 Fan Connector Current Capability78 2.11.4 Power Supply Considerations79 2.13 Reliability 82 2.15 Regulatory Compliance83 Safety Regulations83 2.15.1 2.15.2 EMC Regulations83 European Union Declaration of Conformity Statement84 2.15.3 Product Ecology Statements85 2.15.4 Product Certification Markings (Board Level)85 2.15.5 3 Overview of BIOS Features 3.2 BIOS Flash Memory Organization87 3.3 3.3.1 PCI Autoconfiguration88 PCI IDE Support......88 3.3.2 3.4 System Management BIOS (SMBIOS)......89 Legacy USB Support89 3.6 BIOS Updates90 Language Support......90 3.6.1 3.6.2 Custom Splash Screen.......91 Recovering BIOS Data91 3.7 Boot Options 92 3.8.1 3.8.2

		3.8.3	Booting Without Attached Devices	
		3.8.4	Changing the Default Boot Device During POST	92
	3.9	Fast Boo	oting Systems with Intel® Rapid BIOS Boot	
		3.9.1	Peripheral Selection and Configuration	93
		3.9.2	Intel Rapid BIOS Boot	93
	3.10	BIOS Se	ecurity Features	94
4	вю	S Setup	o Program	
	4.1	Introduc	tion	95
	4.2	Mainten	ance Menu	96
	4.3	Main Me	enu	97
		4.3.1	Additional System Information Submenu	
	4.4	Advance	ed Menu	
		4.4.1	PCI Configuration Submenu	
		4.4.2	Boot Configuration Submenu	101
		4.4.3	Peripheral Configuration Submenu	102
		4.4.4	Drive Configuration Submenu	104
		4.4.5	Floppy Configuration Submenu	108
		4.4.6	Event Log Configuration Submenu	109
		4.4.7	Video Configuration Submenu	110
		4.4.8	USB Configuration Submenu	111
		4.4.9	Chipset Configuration Submenu	112
		4.4.10	Fan Control Configuration Submenu	115
		4.4.11	Hardware Monitoring	116
	4.5	Security	Menu	117
	4.6	Power M	Menu	118
		4.6.1	ACPI Submenu	118
	4.7	Boot Me	nu	119
		4.7.1	Boot Device Priority Submenu	120
		4.7.2	Hard Disk Drives Submenu	121
		4.7.3	Removable Devices Submenu	121
		4.7.4	ATAPI CD-ROM Drives Submenu	122
	4.8	Exit Mer	าน	122
5	Erro	or Mess	ages and Beep Codes	
	5.1	BIOS Er	ror Messages	123
	5.2		POST Codes	
	5.3		alization Checkpoints	
	5.4			
	5.5	•	eep Codes	

ΡIÇ	gure	S	
	1.	Desktop Board D865GVHZ Components	14
	2.	Block Diagram	
	3.	Memory Channel Configuration	23
	4.	Examples of Dual Channel Configuration with Dynamic Mode	24
	5.	Examples of Single Channel Configuration with Dynamic Mode	
	6.	Examples of Single Channel Configuration without Dynamic Mode	
	7.	Back Panel Audio Connector Options for Flex 6 Audio Subsystem	39
	8.	Adapter for S/PDIF Back Panel Connector	
	9.	Flex 6 Audio Subsystem Block Diagram	
	10.	LAN Connector LED Locations	
	11.	LAN Connector LED Locations	
	12.	Thermal Monitoring	
	13.	Location of the Standby Power Indicator LED on the D865GVHZ Board	
	14.	Back Panel Connectors	
	15.	Audio Connectors	
	16.	Power and Hardware Control Connectors	
	17.	D865GVHZ Add-in Board and Peripheral Interface Connectors	
	18.	External I/O Connectors	
	19.	Connection Diagram for Front Panel Connector	
	20.	Connection Diagram for Front Panel USB Connectors	
	21.	Location of the Jumper Blocks	
	22.	Desktop Board D865GVHZ Dimensions	
	23.	I/O Shield Dimensions	
	24.	Localized High Temperature Zones	
		3 1 promote 1	
Га	bles		
	1.	Feature Summary	10
	2.	Manufacturing Options	
	3.	Specifications	
	3. 4.	Supported System Bus Frequency and Memory Speed Combinations	
	4 . 5.	Supported Memory Configurations	
	5. 6.	Characteristics of Dual/Single Channel Configuration with/without Dynamic Mode	
	7.	Direct Draw Supported Modes	
	7. 8.	Video BIOS Video Modes Supported for Analog CRTs	
	9.	Supported Modes for DDR400/DDR333 Dual Channel Configuration	
	10.	Supported Modes for DDR266 Dual Channel and DDR333/DDR400 Single	23
	10.	Channel Configurations	30
	11.	Supported Modes for DDR266 Single Channel Configuration	
	12.	LAN Connector LED States	
	13.	LAN Connector LED States	
	14.	Effects of Pressing the Power Switch	
	15.	Power States and Targeted System Power	
	16.	Wake-up Devices and Events	
	17.	Fan Connector Function/Operation	
	18.	System Memory Map	
		Ojotom momory map	

19.	DMA Channels	.54
20.	I/O Map	.55
21.	PCI Configuration Space Map	.56
22.	PCI Configuration Space Bus Number Options	
23.	Interrupts	
24.	PCI Interrupt Routing Map	
25.	Front Panel Audio Connector	
26.	ATAPI CD-ROM Connector	
27.	Auxiliary Line In Connector	
_ <i>r</i> . 28.	S/PDIF Connector	
29.	Rear Chassis Fan Connector	
30.	ATX12V Power Connector	
31.	Processor Fan Connector	
32.	Main Power Connector	
33.	Front Chassis Fan Connector	
34.	Chassis Intrusion Connector	
35.	SCSI Hard Drive Activity LED Connector (Optional)	
36.	Serial ATA Connectors	
30. 37.	Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector	
38.	Front Panel Connector	
36. 39.	States for a One-Color Power LED	
	States for a Two-Color Power LED	
40. 41		
41. 40	Front Panel Audio Connector/Jumper Block	
42.	BIOS Setup Configuration Jumper Settings	
43.	DC Loading Characteristics	
44. 45	Fan Connector Current Capability	
45.	Thermal Considerations for Components	
46.	Desktop Board D865GVHZ Environmental Specifications	
47.	Safety Regulations	
48.	EMC Regulations	
49.	Product Certification Markings	
50.	Boot Device Menu Options	
51.	Supervisor and User Password Functions	
52.	BIOS Setup Program Menu Bar	
53.	BIOS Setup Program Function Keys	
54.	Maintenance Menu	
55.	Main Menu	
56.	Additional System Information Submenu	
57.	Advanced Menu	
58.	PCI Configuration Submenu	100
59.	Boot Configuration Submenu	
60.	Peripheral Configuration Submenu	102
61.	Drive Configuration Submenu	104
62.	SATA/PATA Submenus	107
63.	Floppy Configuration Submenu	108
64.	Event Log Configuration Submenu	109
65.	Video Configuration Submenu	110
66.	USB Configuration Submenu	

Intel Desktop Board D865GVHZ Technical Product Specification

67.	Chipset Configuration Submenu	112
68.	Burn-In Mode Submenu	114
69.	Fan Control Configuration Submenu	115
70.	Hardware Monitoring Display	116
71.	Security Menu	117
72.	Power Menu	118
73.	ACPI Submenu	118
74.	Boot Menu	119
75.	Boot Device Priority Submenu	120
76.	Hard Disk Drives Submenu	121
77.	Removable Devices Submenu	121
78.	ATAPI CD-ROM Drives Submenu	122
79.	Exit Menu	122
80.	BIOS Error Messages	123
81.	Uncompressed INIT Code Checkpoints	125
82.	Boot Block Recovery Code Checkpoints	125
83.	Runtime Code Uncompressed in F000 Shadow RAM	126
84.	Bus Initialization Checkpoints	129
85.	Upper Nibble High Byte Functions	129
86.	Lower Nibble High Byte Functions	130
87.	Beep Codes	131

1 Product Description

What This Chapter Contains

1.1	Overview	12
1.2	Online Support	16
	Operating System Support	
	Design Specifications	
	Processor	
1.6	System Memory	21
	Intel® 865GV Chipset	
	I/O Controller	
1.9	Audio Subsystem	38
1.10	LAN Subsystem	41
1.11	Hardware Management Subsystem	43
1.12	Power Management	45

1.1 Overview

1.1.1 Feature Summary

Table 1 summarizes the major features of the Desktop Board D865GVHZ.

Table 1. Feature Summary

Form Factor	microATX (9.60 inches by 8.50 inches [243.84 millimeters by 215.90 millimeters])
Processor	Support for an Intel® Pentium® 4 processor in an mPGA478 socket with a 400/533/800 MHz system bus
	Support for an Intel [®] Celeron [®] processor in an mPGA478 socket with a 400 MHz system bus
Memory	Two 184-pin DDR SDRAM Dual Inline Memory Module (DIMM) sockets
	Support for DDR 400, DDR 333, and DDR 266
	Support for up to 2 GB of system memory
Chipset	Intel® 865GV Chipset, consisting of:
	Intel® 82865GV Graphics and Memory Controller Hub (GMCH)
	Intel® 82801EB I/O Controller Hub (ICH5)
	4 Mbit Firmware Hub (FWH)
Video	Intel® Extreme Graphics 2 controller
Audio	Refer to Manufacturing Options on page 13
I/O Control	SMSC LPC47M172 LPC Bus I/O controller
USB	Support for USB 2.0 devices
Peripheral	Eight USB ports
Interfaces	One serial port
	One parallel port
	Two Serial ATA IDE interfaces
	Two Parallel ATA IDE interfaces with UDMA 33, ATA-66/100 support
	One diskette drive interface
	PS/2* keyboard and mouse ports
LAN Support	Refer to Manufacturing Options on page 13

continued

 Table 1.
 Feature Summary (continued)

BIOS	Intel/AMI BIOS (resident in the 4 Mbit FWH)	
	Support for Advanced Configuration and Power Interface (ACPI), Plug and Play, and SMBIOS	
Instantly Available	Support for PCI Local Bus Specification Revision 2.2	
PC Technology	Suspend to RAM support	
	Wake on PCI, RS-232, front panel, PS/2 devices, and USB ports	
Expansion Capabilities	Three PCI bus add-in card connectors (SMBus routed to PCI bus connector 2)	
Hardware Monitor	Hardware monitoring and fan control ASIC	
Subsystem	Voltage sense to detect out of range power supply voltages	
	Thermal sense to detect out of range thermal values	
	Three fan connectors	
	Three fan sense inputs used to monitor fan activity	
	Fan speed control	

For information about	Refer to
The board's compliance level with ACPI, Plug and Play, and SMBIOS	Section 1.4, page 17

1.1.2 Manufacturing Options

Table 2 describes the manufacturing options on the Desktop Board D865VHZ. Not every manufacturing option is available in all marketing channels. Please contact your Intel representative to determine which manufacturing options are available to you.


Table 2. Manufacturing Options

SCSI Hard Drive Activity LED Connector	Allows add-in hard drive controllers (SCSI or other) to use the same LED as the onboard IDE controller.	
Audio	The board provides one of the following:	
	Audio subsystem for AC '97 processing using the Realtek ALC202A codec	
	Flex 6 audio subsystem using the Analog Devices AD1985 codec	
LAN	The board provides one of the following:	
	Gigabit (10/100/1000 Mbits/sec) LAN subsystem using the Intel [®] 82547EI Platform LAN Connect (PLC) device	
	10/100 Mbits/sec LAN subsystem using the Intel® 82562EZ Platform LAN Connect (PLC) device	

For information about	Refer to
Available configurations for the Desktop Board D865GVHZ	Section 1.2, page 16

1.1.3 Board Layout

Figure 1 shows the location of the major components on the Desktop Board D865GVHZ.



Audio codec Q SCSI hard drive activity LED connector (optional) Α В Front panel audio connector R Front chassis fan connector С Ethernet PLC device (optional) S Serial ATA connectors D Speaker Τ BIOS Setup configuration jumper block Е Back panel connectors U Auxiliary front panel power LED connector F Rear chassis fan connector ٧ Front panel connector G +12V power connector (ATX12V) W Chassis intrusion connector Н mPGA478 processor socket Χ Front panel USB connector Υ Intel 82801EB I/O Controller Hub (ICH5) Processor fan connector J Intel 82865GV GMCH Ζ 4 Mbit Firmware Hub (FWH) DIMM Channel A socket AA Battery Κ **DIMM Channel B socket** BB Front panel USB connector L Μ I/O controller CC S/PDIF connector (optional) Power connector DD Auxiliary line-in connector Ν 0 Diskette drive connector ΕE ATAPI CD-ROM connector Parallel ATA IDE connectors FF PCI bus add-in card connectors

Figure 1. Desktop Board D865GVHZ Components

1.1.4 Block Diagram

Figure 2 is a block diagram of the major functional areas of the Desktop Board D865GVHZ.




Figure 2. Block Diagram

1.2 Online Support

To find information about	Visit this World Wide Web site:
Intel Desktop Board D865GVHZ under "Desktop Board Products" or "Desktop	http://www.intel.com/design/motherbd
Board Support"	http://support.intel.com/support/motherboards/desktop
Available configurations for the Desktop Board D865GVHZ	http://developer.intel.com/design/motherbd/hz/hz_available.htm
Processor data sheets	http://www.intel.com/design/litcentr
ICH5 addressing	http://developer.intel.com/design/chipsets/datashts
Audio software and utilities	http://www.intel.com/design/motherbd
LAN software and drivers	http://www.intel.com/design/motherbd

1.3 Operating System Support

The Desktop Board D865GVHZ support drivers for all of the onboard hardware and subsystems under the following operating systems:

- Microsoft Windows* XP
- Windows ME
- Windows 2000
- Windows 98 SE

For information about	Refer to
Supported drivers	Section 1.2

■ NOTE

Third party vendors may offer other drivers.

1.4 Design Specifications

Table 3 lists the specifications applicable to the Desktop Board D865GVHZ.

Table 3. Specifications

Reference Name	Specification Title	Version, Revision Date, and Ownership	The information is available from
AC '97	Audio Codec '97	Revision 2.2, September 2000, Intel Corporation.	ftp://download.intel.com/labs/ media/audio/download/ac97r 22.pdf
ACPI	Advanced Configuration and Power Interface Specification	Version 1.0b, February 08, 1999, Intel Corporation, Microsoft Corporation, and Toshiba Corporation.	http://www.acpi.info/spec10b. htm
ASF	Alert Standard Format (ASF) Specification	Version 1.03, June 20, 2001, DMTF, Intel Corporation.	http://www.dmtf.org/standards /documents/ASF/DSP0114.p df
ATA/ ATAPI-5	Information Technology-AT Attachment with Packet Interface - 5 (ATA/ATAPI-5)	Revision 3, February 29, 2000, Contact: T13 Chair, Seagate Technology.	http://www.t13.org
ATX	ATX Specification	Version 2.1, June 2002, Intel Corporation.	http://www.formfactors.org/for mfactor.asp
ATX12V	ATX/ATX12V Power Supply Design Guide	Version 1.2, August 2000, Intel Corporation.	http://www.formfactors.org/for mfactor.asp
BIS	Boot Integrity Services (BIS) Application Programming Interface (API)	Version 1.0, August 4, 1999, Intel Corporation.	http://www.intel.com/labs/man age/wfm/wfmspecs.htm
DDR SDRAM	Double Data Rate (DDR) SDRAM Specification	Version 1.0, June 2000, JEDEC Solid State Technology Association.	http://www.jedec.org/
	Design Specification for a 184 Pin DDR Unbuffered DIMM	Revision 1.0, October 2001, JEDEC Solid State Technology Association.	http://www.jedec.org/
	Intel [®] JEDEC DDR 200/266 Unbuffered DIMM Specification Addendum	Revision 0.9, September 27, 2001, Intel Corporation.	http://developer.intel.com/tec hnology/memory/index.htm

continued

 Table 3.
 Specifications (continued)

Reference Name	Specification Title	Version, Revision Date and Ownership	The information is available from
EHCI	Enhanced Host Controller Interface Specification for Universal Serial Bus	Revision 1.0, March 12, 2002, Intel Corporation.	http://developer.intel.com/t echnology/usb/download/e hci-r10.pdf
EPP	IEEE Std 1284.1-1997 (Enhanced Parallel Port)	Version 1.7, 1997, Institute of Electrical and Electronic Engineers.	http://standards.ieee.org/re ading/ieee/std_public/descr iption/busarch/1284.1- 1997_desc.html
El Torito	Bootable CD-ROM Format Specification	Version 1.0, January 25, 1995, Phoenix Technologies Limited and International Business Machines Corporation.	http://www.phoenix.com/res ources/specs-cdrom.pdf
LPC	Low Pin Count Interface Specification	Revision 1.0, September 29, 1997, Intel Corporation.	http://www.intel.com/design /chipsets/industry/lpc.htm
MicroATX	microATX Motherboard Interface Specification	Version 1.1, June 2002, Intel Corporation.	http://www.formfactors.org/formfactor.asp
PCI	PCI Local Bus Specification	Revision 2.2, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/speci fications
	PCI Bus Power Management Interface Specification	Revision 1.1, December 18, 1998, PCI Special Interest Group.	http://www.pcisig.com/specifications
Plug and Play	Plug and Play BIOS Specification	Version 1.0a, May 5, 1994, Compaq Computer Corporation, Phoenix Technologies Limited, and Intel Corporation.	http://www.microsoft.com/hwd ev/tech/PnP/default.asp
PXE	Preboot Execution Environment	Version 2.1, September 20, 1999, Intel Corporation.	ftp://download.intel.com/lab s/manage/wfm/download/p xespec.pdf
SFX	SFX/SFX12V Power Supply Design Guide	Version 2.0, May 2001, Intel Corporation.	http://www.formfactors.org/f ormfactor.asp

continued

 Table 3.
 Specifications (continued)

Reference Name	Specification Title	Version, Revision Date and Ownership	The information is available from
SMBIOS	System Management BIOS	Version 2.3.4, December 06, 2002, American Megatrends Incorporated, Award Software International Incorporated, Compaq Computer Corporation, Dell Computer Corporation, Hewlett-Packard Company, Intel Corporation, International Business Machines Corporation, Phoenix Technologies Limited, and SystemSoft Corporation.	http://www.dmtf.org/standar ds/documents/SMBIOS/DS P0134.pdf
TFX12V	TFX12V Power Supply Design Guide	Revision 1.01, May 2002 Intel Corporation	http://www.formfactors.org/f ormfactor.asp
UHCI	Universal Host Controller Interface Design Guide	Revision 1.1, March 1996, Intel Corporation.	http://developer.intel.com/design/USB/UHCI11D.htm
USB	Universal Serial Bus Specification	Revision 2.0, April 27, 2000, Compaq Computer Corporation, Hewlett-Packard Company, Lucent Technologies Inc., Intel Corporation, Microsoft Corporation, NEC Corporation, and Koninklijke Philips Electronics N.V.	http://www.usb.org/develop ers/docs
WfM	Wired for Management Baseline	Version 2.0, December 18, 1998, Intel Corporation.	http://www.intel.com/labs/m anage/wfm/wfmspecs.htm

1.5 Processor

■ NOTE

Refer to Thermal Considerations (Section 2.12, page 79) for important information when using an Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board.

The board is designed to support the following:

- Intel Pentium 4 processors in an mPGA478 processor socket with a 400/533/800 MHz system
- Intel Celeron processors in an mPGA478 processor socket with a 400 MHz system bus See the Intel web site listed below for the most up-to-date list of supported processors.

For information about	Refer to
Supported processors for the D865GVHZ board	http://www.intel.com/design/motherbd/hz/hz_proc.htm



/ CAUTION

Use only the processors listed on web site above. Use of unsupported processors can damage the board, the processor, and the power supply.

INTEGRATOR'S NOTES

- Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board D865GVHZ. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead that provides required supplemental power for the processor. Always connect the 20-pin and 4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors on the desktop board, otherwise the board will not boot.
- Do not use a standard ATX power supply. The board will not boot with a standard ATX power supply.
- Refer to Table 4 on page 21 for a list of supported system bus frequency and memory speed combinations.

For information about	Refer to
Power supply connectors	Section 2.8.2.3, page 65

1.6 System Memory

The Desktop Board D865GVHZ has two DIMM sockets and supports the following memory features:

- 2.6 V (only) 184-pin DDR SDRAM DIMMs with gold-plated contacts
- Unbuffered, single-sided or double-sided DIMMs with the following restriction: Double-sided DIMMS with x16 organization are not supported.
- 2 GB maximum total system memory.
- Minimum total system memory: 64 MB
- Non-ECC DIMMs
- Serial Presence Detect
- DDR400, DDR333, and DDR266 SDRAM DIMMs

Table 4 lists the supported system bus frequency and memory speed combinations.

Table 4. Supported System Bus Frequency and Memory Speed Combinations

To use this type of DIMM	The processor's system bus frequency must be	
DDR400	800 MHz	
DDR333 (Note)	800 or 533 MHz	
DDR266	800, 533, or 400 MHz	

Note: When using an 800 MHz system bus frequency processor, DDR333 memory is clocked at 320 MHz. This minimizes system latencies to optimize system throughput.



To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.

For information about	Refer to
Obtaining DDR SDRAM specifications	Section 1.4, page 17

Table 5 lists the supported DIMM configurations.

Table 5. Supported Memory Configurations

DIMM Capacity	Configuration	DDR SDRAM Density	DDR SDRAM Organization Front-side/Back-side	Number of DDR SDRAM Devices
64 MB	SS	64 Mbit	8 M x 8/empty	8
64 MB	SS	128 Mbit	8 M x 16/empty	4
128 MB	DS	64 Mbit	8 M x 8/8 M x 8	16
128 MB	SS	128 Mbit	16 M x 8/empty	8
128 MB	SS	256 Mbit	16 M x 16/empty	4
256 MB	DS	128 Mbit	16 M x 8/16 M x 8	16
256 MB	SS	256 Mbit	32 M x 8/empty	8
256 MB	SS	512 Mbit	32 M x 16/empty	4
512 MB	DS	256 Mbit	32 M x 8/32 M x 8	16
512 MB	SS	512 Mbit	64 M x 8/empty	8
1024 MB	DS	512 Mbit	64 M x 8/64 M x 8	16

Note: In the second column, "DS" refers to double-sided memory modules (containing two rows of DDR SDRAM) and "SS" refers to single-sided memory modules (containing one row of DDR SDRAM).

1.6.1 Memory Configurations

The Intel 82865GV GMCH component provides two features for enhancing memory throughput:

- Dual Channel memory interface. The board has two memory channels, each with a single DIMM socket, as shown in Figure 3
- Dynamic Addressing Mode. Dynamic mode minimizes overhead by reducing memory accesses

Table 6 summarizes the characteristics of Dual and Single Channel configurations with and without the use of Dynamic Mode.

Table 6. Characteristics of Dual/Single Channel Configuration with/without Dynamic Mode

Throughput Level	Configuration	Characteristics
Highest	Dual Channel with Dynamic Mode	DIMMs matched
		(Example configuration shown in Figure 4)
	Single Channel with Dynamic Mode	Single DIMM
		(Example configuration shown in Figure 5)
	Single Channel without Dynamic Mode	DIMMs not matched
		(Example configuration shown in Figure 6)
Lowest		




Figure 3. Memory Channel Configuration




Figure 4. Examples of Dual Channel Configuration with Dynamic Mode




Figure 5. Examples of Single Channel Configuration with Dynamic Mode

Single Channel Configuration without Dynamic Mode (DIMMs not matched) Intel Channel A DIMM Channel B DIMM 82865GV **GMCH** OM16512 **Throughput** Level Configuration Characteristics Highest Dual Channel with Dynamic Mode DIMMs matched Single Channel with Dynamic Mode Single DIMM Single Channel without Dynamic Mode DIMMs not matched Lowest

Figure 6. Examples of Single Channel Configuration without Dynamic Mode

1.7 Intel® 865GV Chipset

The Intel 865GV chipset consists of the following devices:

- Intel 82865GV Graphics and Memory Controller Hub (GMCH) with Accelerated Hub Architecture (AHA) bus
- Intel 82801EB I/O Controller Hub (ICH5) with AHA bus
- Firmware Hub (FWH)

The GMCH is a centralized controller for the system bus, the memory bus, and the Accelerated Hub Architecture interface. The ICH5 is a centralized controller for the board's I/O paths. The FWH provides the nonvolatile storage of the BIOS.

For information about	Refer to
The Intel 865GV chipset	http://developer.intel.com/
Resources used by the chipset	Chapter 2

1.7.1 Intel 865GV Graphics Subsystem

The Intel 865GV chipset uses the Intel Extreme Graphics 2 controller (contained within the 82865GV GMCH).

1.7.1.1 Intel® Extreme Graphics 2 Controller

The Intel Extreme Graphics 2 controller features the following:

- Integrated graphics controller
 - 32 bpp (Bits Per Pixel) graphics engine
 - 266 MHz core frequency
 - 256-bit 2-D engine
 - 32-bit 3-D engine
 - Motion video acceleration
- High performance 3-D setup and render engine
- High quality/performance texture engine
- Display
 - Integrated 24-bit 350 MHz RAMDAC
 - DDC2B compliant interface
- Hardware motion compensation for software MPEG2 decode
- Dynamic Video Memory Technology (DVMT) support up to 64 MB

For information about	Refer to
DVMT	Section 1.7.1.3, page 32
Obtaining graphics software and utilities	Section 1.2, page 16

1.7.1.2 Mode Tables

The tables on pages 27 through 31 list the modes of the graphics subsystem as follows:

- Table 7 lists the Direct Draw supported modes
- Table 8 lists the video BIOS video modes
- Table 9 lists the supported configuration modes for DDR400/DDR333 dual channel configurations
- Table 10 lists the supported configuration modes for DDR266 dual channel and DDR333/DDR400 single channel configurations
- Table 11 lists the supported configuration modes for DDR266 single channel configurations

Direct Draw Supported Modes Table 7.

Resolution	Color Palette	Refresh Frequency (Hz)	Notes
320 x 200	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
320 x 240	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
352 x 480	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
352 x 576	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
400 x 300	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
512 x 384	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3
640 x 400	256 colors	70	Υ
	64 K colors	70	3
	16 M colors	70	3

Y = Supported in driver without Direct3D* and OpenGL* 3 = Direct3D and OpenGL Notes:

Table 8. Video BIOS Video Modes Supported for Analog CRTs

		Available Refresh	
Resolution	Color Palette	Frequencies (Hz)	Notes
320 x 200	16 colors	70	T, G, B
	256 colors	70	G, B
320 x 350	16 colors	70	T, B
360 x 400	16 colors	70	T, B
640 x 200	16 colors	70	T, G, B
640 x 350	16 colors	70	T, G, B
640 x 480	16 colors	60	G, B
	256 colors	60, 75, 85	G, B, L
	64 K colors	60, 75, 85	G, B, L
	16 M colors	60, 75, 85	G, B, L
720 x 400	16 colors	70	T, B
800 x 600	256 colors	60, 75, 85	G, B, L
	64 K colors	60, 75, 85	G, B, L
	16 M colors	60, 75, 85	G, B, L
1024 x 768	256 colors	60, 75, 85	G, B, L
	64 K colors	60, 75, 85	G, B, L
	16 M colors	60, 75, 85	G, B, L
1056 x 350	16 colors	70	T, B
1056 x 400	16 colors	70	T, B
1056 x 480	16 colors	70	T, B
1280 x 1024	256 colors	60, 75, 85	G, B, L
	64 K colors	60, 75, 85	G, B, L
	16 M colors	60, 75, 85	G, B, L
1600 x 1200	256 colors	60, 75, 85	G, B, L
	64 K colors	60, 75, 85	G, B, L
	16 M colors	60, 75, 85	G, B, L
1920 x 1440	256 colors	60, 75	G, B, L
	64 K colors	60, 75	G, B, L

Notes: T = Text mode

G = Graphics mode

B = Banked addressing mode

L = Linear addressing mode

Table 9. Supported Modes for DDR400/DDR333 Dual Channel Configuration

2D= Display only

2D+0 = 2D display + full screen

	2	D+0=2	D displa	y + full s	creen												
8-Bit Color 8-Bit			Resolution														
State Stat		640 x 480	800 × 600	1024 x 768	1152 x 864	1280 × 720	1280 x 768	1280 x 960	1280 x 1024	1400 x 1050	1600 x 900	1600 x 1200	1856 x 1392	1920 x 1080	1920 x 1200	1920 x 1440	2048 x 1536
70	Refresh Rate (Hz)		8-Bit Color														
T2	60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
75	70			2D+0													
B5	72	2D+0	2D+0														
100	75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
120	85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	
16-Bit Color 2D+0	100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0	2D		2D			
60	120	2D+0	2D+0	2D+0					2D		2D						
70									16-Bit (Color							
72	60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
75	70			2D+0													<u> </u>
85	72	2D+0	2D+0														<u> </u>
100 2D+0 2D+0 2D+0 2D+0 2D+0 2D+0 D+0 D+0 2D+0 2D+0 2D D+0	75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
120 2D+0 2D+0 2D+0 0 0 0 0 2D 2D 0 0 0 0 0	85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	<u> </u>
32-Bit Color	100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0	2D		2D			<u> </u>
60 2D+0 2	120	2D+0	2D+0	2D+0					2D		2D						
70 2D+0 2	Refresh Rate (Hz)		32-Bit Color														
72 2D+0 <	60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
75 2D+0 2	70			2D+0													
85 2D+0 2	72	2D+0	2D+0														
100 2D+0 2D+0 2D+0 2D+0 2D+0 2D+0 2D+0 2D	75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D+0	2D		
	85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D			
120	100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0	2D					
	120	2D+0	2D+0	2D+0					2D		2D						

Table 10. Supported Modes for DDR266 Dual Channel and DDR333/DDR400 Single Channel Configurations

2D= Display only 2D+0 = 2D display + full screen 2D+D = 2D display + DVD content

	2D+D = 2D display + DVD content Resolution															
	640 x 480	800 × 600	1024 x 768	1152 x 864	1280 × 720	1280 x 768	1280 x 960	1280 × 1024	1400 x 1050	1600 x 900	1600 x 1200	1856 x 1392	1920 x 1080	1920 x 1200	1920 x 1440	2048 x 1536
Refresh Rate (Hz)	8-Bit Color															
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
70			2D+0													
72	2D+0	2D+0														
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
85	2D+0	2D+0	2D+D	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	
100	2D+0	2D+D	2D+0	2D+D	2D+0			2D+0		2D+0	2D		2D			
120	2D+0	2D+0	2D+0					2D		2D						
Refresh Rate (Hz)								16-Bit	Color							
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
70			2D+0													
72	2D+0	2D+0														
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
85	2D+0	2D+0	2D+D	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	
100	2D+0	2D+D	2D+0	2D+D	2D+0			2D+0		2D+0	2D		2D			
120	2D+0	2D+0	2D+0					2D		2D						
Refresh Rate (Hz)	32-Bit Color															
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	
70			2D+0													
72	2D+0	2D+0														
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D+0	2D		
85	2D+0	2D+0	2D+D	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D			
100	2D+0	2D+D	2D+0	2D+D	2D+0			2D+0		2D+0						
120	2D+0	2D+0	2D+0					2D								

Table 11. Supported Modes for DDR266 Single Channel Configuration

2D= Display only

2D+0 = 2D display + full screen

	D+0 = 2	0+0 = 2D display + full screen Resolution														
	640 x 480	800 × 600	1024 x 768	1152 x 864	1280 x 720	1280 x 768	1280 x 960	1280 x 1024	1400 x 1050	1600 x 900	1600 x 1200	1856 x 1392	1920 x 1080	1920 x 1200	1920 x 1440	2048 x 1536
Refresh Rate (Hz)		8-Bit Color														
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
70			2D+0													
72	2D+0	2D+0														
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	
100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0	2D		2D			
120	2D+0	2D+0	2D+0					2D		2D						
Refresh Rate (Hz)		I	I	I		I	I	16-Bit	Color	I	I		I	I	I	
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D
70			2D+0													<u> </u>
72	2D+0	2D+0														<u> </u>
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	2D+0	2D	2D	2D
85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D		2D	ļ
100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0	2D		2D			
120	2D+0	2D+0	2D+0					2D		2D						
Refresh Rate (Hz)		32-Bit Color														
60	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D	
70			2D+0													
72	2D+0	2D+0														
75	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0		2D+0			
85	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0	2D+0					
100	2D+0	2D+0	2D+0	2D+0	2D+0			2D+0		2D+0						
120	2D+0	2D+0	2D+0					2D		2D						

1.7.1.3 Dynamic Video Memory Technology (DVMT)

DVMT enables enhanced graphics and memory performance through Direct AGP, and highly efficient memory utilization. DVMT ensures the most efficient use of available system memory for maximum 2-D/3-D graphics performance. Up to 64 MB of system memory can be allocated to DVMT on systems that have 256 MB or more of total system memory installed. Up to 32 MB can be allocated to DVMT on systems that have 128 MB but less than 256 MB of total installed system memory. Up to 8 MB can be allocated to DVMT when less than 128 MB of system memory is installed. DVMT returns system memory back to the operating system when the additional system memory is no longer required by the graphics subsystem.

DVMT will always use a minimal fixed portion of system physical memory (as set in the BIOS Setup program) for compatibility with legacy applications. An example of this would be when using VGA graphics under DOS. Once loaded, the operating system and graphics drivers allocate additional system memory to the graphics buffer as needed for performing graphics functions.

■ NOTE

The use of DVMT requires operating system driver support.

1.7.1.4 Zone Rendering Technology (ZRT)

The Intel Extreme Graphics 2 Controller supports Zone Rendering Technology (ZRT). ZRT is a process by which the screen is divided into several zones. Each zone is completely cached and rendered on chip before being written to the frame buffer. The benefits of ZRT include the following:

- Increased memory efficiency via better localization of data
- Increased on-chip processing speed due to decreased wait time for data
- Increased effective pixel fill rates
- Increased headroom for larger resolution and color depth
- Reduced power as a result of decreased memory bandwidth
- Reduction in depth and color bandwidth associated with conventional rendering

1.7.1.5 Rapid Pixel and Text Rendering (RPTR)

The Rapid Pixel and Text Rendering Engine (RPTR) architecture utilizes special pipelines that allow 2D and 3D operations to overlap. By providing 8X compression, the RPTR engine reduces the memory bandwidth required to read texture memory, and reduces the amount of memory required for texture storage.

A dedicated, non-blocking, multi-tier cache is provided for textures, colors, Z and vertex rendering. With single-pass, quad texture support, the drivers can submit up to four textures that pass to the graphics engine concurrently. The graphics core can switch between 2D and 3D operations without having to complete all operations of the same mode, which minimizes the overhead time required in switching between modes.

A 2D Block Level Transfer (BLT) in the RPTR engine is extended to 256-bit, which supports fast blitter fill rate. This enables the blitter sequence of the same addresses to access the cache and offloads the memory bandwidth required to support blitter fill rate. Then the cache is emptied automatically when the sequence of operations are complete.

1.7.1.6 Intelligent Memory Management (IMM)

Intelligent Memory Management (IMM) technology is Intel's unique UMA memory manager architecture, consisting of these key elements:

- Tiled memory addressing capability
- Deep display buffer implementation
- Dynamic data management scheme

The memory addressing allows address remapping in the hardware for all graphics surfaces including textures, frame buffer, Z buffer, and video surfaces. Deep display buffers and dedicated screen refreshes improve visual performance, while the dynamic data management scheme manages burst size and page closing policies for memory accesses.

IMM reduces the aggregate processor latency and allows longer in-page bursts for higher system performance. IMM also increases page coherency and improves memory efficiency in texture loads, 2D blitters, color/Z, MPEG2 motion compression, and other operations.

1.7.1.7 Video Mixing Renderer (VMR)

The Intel Extreme Graphics 2 controller features VMR technology. VMR is a process where various data types can be blended together before being displayed. VMR allows applications to bend and twist images such as 3D textures so that special effects such as wipes, spins, and fades can be achieved.

1.7.1.8 PC/VCR Time Shifted Viewing

PC/VCR requires a TV-tuner add-in card and a third party application. PC/VCR time shifted viewing allows the user to view and digitally record video pictures on their PC. Users can view stored images while recording and by using time-shifted viewing they can pause, resume, replay, and catch up to real time. The Intel Pentium 4 processor in combination with the Intel 82865GV GMCH optimizes performance so that the video output is smooth without leaving any visual artifacts. Video tearing and corruption is prevented by the use of multiple buffers within the Intel Extreme Graphics 2 controller.

1.7.1.9 Bi-cubic Filtering

Bi-cubic filtering is a new 4X4 filter that allows images to be generated more smoothly in the 3D pipeline. The bi-cubic filter can be used to improve image quality for all 3D texture engine components.

1.7.2 USB

The board supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers.

The ICH5 provides the USB controller for all ports. The port arrangement is as follows:

- Two ports are implemented with stacked back panel connectors, adjacent to the PS/2 connectors
- Two ports are implemented with stacked back panel connectors, adjacent to the audio connectors
- Four ports are routed to two separate front panel USB connectors

■ NOTE

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

For information about	Refer to
The location of the USB connectors on the back panel	Figure 14, page 61
The location of the front panel USB connectors	Figure 18, page 70
The EHCI, front panel, UHCI, and USB specifications	Section 1.4, page 17

1.7.3 IDE Support

The board provides four IDE interface connectors:

- Two Parallel ATA IDE connectors, which support a total of four devices (two per connector)
- Two Serial ATA IDE connectors, which support one device per connector

1.7.3.1 Parallel ATA IDE Interfaces

The ICH5's Parallel ATA IDE controller has two independent bus-mastering Parallel ATA IDE interfaces that can be independently enabled. The Parallel ATA IDE interfaces support the following modes:

- Programmed I/O (PIO): processor controls data transfer.
- 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
- Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
- ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
- ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH5's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.

NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling.

The Parallel ATA IDE interfaces also support ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes listed in Section 4.4.4.1 on page 106.

The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

The Desktop Board supports Laser Servo (LS-120) diskette technology through the Parallel ATA IDE interfaces. An LS-120 drive can be configured as a boot device by setting the BIOS Setup program's Boot menu to one of the following:

- ARMD-FDD (ATAPI removable media device floppy disk drive)
- ARMD-HDD (ATAPI removable media device hard disk drive)

For information about	Refer to
The location of the Parallel ATA IDE connectors on the D865GVHZ board	Figure 17, page 68

1.7.3.2 Serial ATA Interfaces

The ICH5's Serial ATA controller offers two independent Serial ATA ports with a theoretical maximum transfer rate of 150 MB/s per port. One device can be installed on each port for a maximum of two Serial ATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA IDE which supports a master/slave configuration and two devices per channel.

For compatibility, the underlying Serial ATA functionality is transparent to the operating system. The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI resource steering is used. Native mode is the preferred mode for configurations using the Windows XP and Windows 2000 operating systems.

NOTE

Many Serial ATA drives use new low-voltage power connectors and require adaptors or power supplies equipped with low-voltage power connectors.

For more information, see: http://www.serialata.org/

1.7.3.3 SCSI Hard Drive Activity LED Connector (Optional)

The SCSI hard drive activity LED connector is a 1 x 2-pin connector that allows an add-in hard drive controller to use the same LED as the onboard IDE controller. For proper operation, this connector should be wired to the LED output of the add-in hard drive controller. The LED indicates when data is being read from, or written to, either the add-in hard drive controller or the onboard IDE controller (Parallel ATA or Serial ATA).

For information about	Refer to
The location of the SCSI hard drive activity LED connector on the D865GVHZ board	Figure 17, page 68
The signal names of the SCSI hard drive activity LED connector	Table 35, page 69

1.7.4 Real-Time Clock, CMOS SRAM, and Battery

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to \pm 13 minutes/year at 25 °C with 3.3 VSB applied.

NOTE

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.

1.8 I/O Controller

The I/O controller provides the following features:

- One serial port
- One parallel port with Extended Capabilities Port (ECP) and Enhanced Parallel Port (EPP) support
- Serial IRQ interface compatible with serialized IRQ support for PCI systems
- PS/2-style mouse and keyboard interfaces
- Interface for one 1.44 MB or 2.88 MB diskette drive
- Intelligent power management, including a programmable wake-up event interface
- PCI power management support

The BIOS Setup program provides configuration options for the I/O controller.

For information about	Refer to
SMSC LPC47M172 I/O controller	http://www.smsc.com/
National Semiconductor PC87372 I/O Controller	http://www.national.com/

1.8.1 Serial Port

The board has one serial port connector located on the back panel. The serial port supports data transfers at speeds up to 115.2 kbits/sec with BIOS support.

For information about	Refer to
The location of the serial port A connector	Figure 14, page 61

1.8.2 Parallel Port

The 25-pin D-Sub parallel port connector is located on the back panel. Use the BIOS Setup program to set the parallel port mode.

For information about	Refer to
The location of the parallel port connector	Figure 14, page 61
Setting the parallel port's mode	Table 60, page 102

1.8.3 Diskette Drive Controller

The I/O controller supports one diskette drive. Use the BIOS Setup program to configure the diskette drive interface.

For information about	Refer to
The location of the diskette drive connector on the D865GVHZ board	Figure 17, page 68
The supported diskette drive capacities and sizes	Table 63, page 108

1.8.4 Keyboard and Mouse Interface

PS/2 keyboard and mouse connectors are located on the back panel.

■ NOTE

The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected.

For information about	Refer to
The location of the keyboard and mouse connectors	Figure 14, page 61

1.9 Audio Subsystem

The board supports the following audio options:

- An audio subsystem based on the Realtek ALC202A codec that provides:
 - Signal-to-noise ratio \geq 90 dB
 - Wake event support (driver dependent)
 - Mic in pre-amp that supports dynamic, condenser, and electret microphones
- An optional Flex 6 audio subsystem based on the Analog Devices AD1985 codec that provides:
 - Advanced jack sense with Auto Topology Switching that enables the audio codec to recognize what device is connected to an audio port and alerts the user if the wrong type of device has been connected
 - Split digital/analog architecture for improved S/N (signal-to-noise) ratio: > 94 dB

1.9.1 Audio Subsystem Software

Audio software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining audio software and drivers	Section 1.2, page 16

1.9.2 Audio Connectors

The board contains audio connectors on both the back panel and the component side of the board. The component side audio connectors include the following:

- Front panel audio (a 2 x 5-pin connector that provides mic in and line out signals for front panel audio connectors)
- Auxiliary line in (a 1 x 4-pin ATAPI-style connector for the left and right channel signals of an internal audio device to the audio subsystem)
- ATAPI CD-ROM (a 1 x 4-pin ATAPI-style connector for connecting an internal ATAPI CD-ROM drive to the audio mixer)
- S/PDIF (a 1 x 3-pin connector that provides S/PDIF output signals)

The functions of the back panel audio connectors are dependent on which subsystem is present. Section 1.9.3 describes back panel audio configuration for the Realtek ALC202A audio subsystem. Section 1.9.4 describes back panel audio configuration for the Intel® Flex 6 audio subsystem.

For information about	Refer to
The location of the front panel audio connector	Figure 15, page 63
The signal names of the front panel audio connector	Table 25, page 64
The location of the auxiliary line in connector	Figure 15, page 63
The signal names of the auxiliary line in connector	Table 27, page 64
The location of the ATAPI CD-ROM connector	Figure 15, page 63
The signal names of the ATAPI CD-ROM connector	Table 26, page 64
The location of the S/PDIF connector	Figure 15, page 63
The signal names of the S/PDIF connector	Table 28, page 64

■ NOTE

The front panel audio connector is alternately used as a jumper block for routing audio signals. Refer to Section 2.9.1 on page 74 for more information.

1.9.3 Realtek ALC202A-based Audio Subsystem (Optional)

The Realtek ALC202A-based audio subsystem consists of the following devices:

- Intel 82801EB I/O Controller Hub (ICH5)
- Realtek ALC202A audio codec

The audio subsystem includes these features:

- Signal-to-noise ratio \geq 90 dB
- Supports wake events (driver dependent)
- Mic in pre-amp that supports dynamic, condenser, and electret microphones

The back panel audio connectors for this audio subsystem including the following:

- Line out
- Line in
- Mic in

1.9.4 Intel® Flex 6 Audio Subsystem (Optional)

The Flex 6 audio subsystem includes the following:

- Intel 82801EB I/O Controller Hub (ICH5)
- Analog Devices AD1985 audio codec
- Microphone input that supports a single dynamic, condenser, or electret microphone

The back panel audio connectors are configurable through the audio devices drivers. The available configurations are shown in Figure 7.




Figure 7. Back Panel Audio Connector Options for Flex 6 Audio Subsystem

★ INTEGRATOR'S NOTE

To access the S/PDIF signal with the 5.1 Digital Shared Jack option, connect an 1/8-inch stereo phone plug to RCA jack adapter/splitter as shown in Figure 8.




Figure 8. Adapter for S/PDIF Back Panel Connector

Figure 9 is a block diagram of the Flex 6 audio subsystem.




Figure 9. Flex 6 Audio Subsystem Block Diagram

For information about	Refer to
The front panel audio connector	Section 2.9.1, page 74
The back panel audio connectors	Section 2.8.1, page 61

1.10 LAN Subsystem

The LAN subsystem consists of the following:

- Physical layer interface device. As a manufacturing option, the board includes one of the following Platform LAN Connect (PLC) devices:
 - Intel 82562EZ PLC for 10/100 Mbits/sec Ethernet LAN connectivity
 - Intel 82547EI PLC for Gigabit (10/100/1000 Mbits/sec) Ethernet LAN connectivity
- RJ-45 LAN connector with integrated status LEDs

Additional features of the LAN subsystem include:

- PCI bus master interface
- CSMA/CD protocol engine
- Serial CSMA/CD unit interface that supports the 82562EZ
- 8-bit CSA port interface that supports the 82547EI
- PCI power management
 - Supports ACPI technology
 - Supports LAN wake capabilities

1.10.1 10/100 Mbits/sec LAN Subsystem (Optional)

The 10/100 Mbits/sec LAN subsystem includes the ICH5 (with its CSMA/CD interface), the Intel 82562EZ PLC, and an RJ-45 LAN connector with integrated status LEDs

1.10.1.1 Intel® 82562EZ Physical Layer Interface Device

The Intel 82562EZ provides the following functions:

- Basic 10/100 Ethernet LAN connectivity
- Full device driver compatibility
- Programmable transit threshold
- Configuration EEPROM that contains the MAC address

1.10.1.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (shown in Figure 10 below).




Figure 10. LAN Connector LED Locations

Table 12 describes the LED states when the board is powered up and the 10/100 Mbits/sec LAN subsystem is operating.

Table 12. LAN Connector LED States

LED Color	LED State	Condition
Green	Off	LAN link is not established.
	On	LAN link is established.
	Blinking	LAN activity is occurring
Yellow	Off	10 Mbits/sec data rate is selected.
	On	100 Mbits/sec data rate is selected.

1.10.2 Gigabit LAN Subsystem (Optional)

The Gigabit (10/100/1000 Mbits/sec) LAN subsystem includes the GMCH (with its CSA interface), the Intel 82547EI PLC, and an RJ-45 LAN connector with integrated status LEDs.

1.10.2.1 Intel® 82547EI Platform LAN Connect Device

Intel 82547EI provides the following functions:

- Basic 10/100/1000 Ethernet LAN connectivity
- Communication Streaming Architecture (CSA) port provides higher throughput and lower latencies than the Intel 82562EZ device, resulting in up to 30% higher bus throughput (up to wirespeed)
- Full device driver compatibility
- Programmable transit threshold
- Configuration EEPROM that contains the MAC address

1.10.2.2 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (as shown in Figure 11). Table 13 describes the LED states when the board is powered up and the Gigabit LAN subsystem is operating.




Figure 11. LAN Connector LED Locations

Table 13. LAN Connector LED States

LED	Color	LED State	Condition
		Off	LAN link is not established.
Left	Green	On	LAN link is established.
		Blinking	LAN activity is occurring.
	N/A	Off	10 Mbits/sec data rate is selected.
Right	Green	On	100 Mbits/sec data rate is selected.
	Yellow	On	1000 Mbits/sec data rate is selected.

1.10.3 Alert Standard Format (ASF) Support

The board supports ASF under either of the following conditions:

- An add-in PCI LAN card with ASF support is installed in PCI bus connector 2
- The Gigabit LAN subsystem is present

For information about	Refer to
The location of PCI bus connector 2	Figure 17, page 68

◯ NOTE

The board does not support ASF when using the onboard 10/100 LAN subsystem.

1.10.4 LAN Subsystem Software

LAN software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining LAN software and drivers	Section 1.2, page 16

1.11 Hardware Management Subsystem

The hardware management features enables the Desktop Board to be compatible with the Wired for Management (WfM) specification. The Desktop Board has several hardware management features, including the following:

- Fan monitoring and control (through the hardware monitoring and fan control ASIC)
- Thermal and voltage monitoring
- Chassis intrusion detection

For information about	Refer to
The WfM specification	Section 1.4, page 17

1.11.1 Hardware Monitoring and Fan Control ASIC

The features of the hardware monitoring and fan control ASIC include:


• Internal ambient temperature sensor

- Two remote thermal diode sensors for direct monitoring of processor temperature and ambient temperature sensing
- Power supply monitoring of five voltages (+5 V, +12 V, +3.3 VSB, +1.5 V, and +VCCP) to detect levels above or below acceptable values
- Thermally monitored closed-loop fan control, for all three fans, that can adjust the fan speed or switch the fans on or off as needed
- SMBus interface

For information about	Refer to
The location of the fan connectors and sensors for thermal monitoring	Figure 12, page 44

1.11.2 Thermal Monitoring

Figure 12 shows the location of the sensors and fan connectors.



Item	Description
Α	Thermal diode, located on processor die
В	Remote ambient temperature sensor
С	Ambient temperature sensor (internal to hardware monitoring and fan control ASIC)
D	Processor fan
Е	Rear chassis fan
F	Front chassis fan

Figure 12. Thermal Monitoring

1.11.3 Fan Monitoring

Fan monitoring can be implemented using Intel® Active Monitor, LANDesk* software, or third-party software. The level of monitoring and control is dependent on the hardware monitoring ASIC used with the Desktop Board.

For information about	Refer to
The functions of the fan connectors	Section 1.12.2.2, page 49

1.11.4 Chassis Intrusion and Detection

The Desktop Board D865GVHZ supports a chassis security feature that detects if the chassis cover is removed. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion connector. When the chassis cover is removed, the mechanical switch is in the closed position.

1.12 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
 - Power connector
 - Fan connectors
 - LAN wake capabilities
 - Instantly Available PC technology
 - Resume on Ring
 - Wake from USB
 - Wake from PS/2 devices
 - Power Management Event signal (PME#) wake-up support

1.12.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with the Desktop Board D865GVHZ requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 16 on page 47)
- Support for a front panel power and sleep mode switch

Table 14 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

Table 14. Effects of Pressing the Power Switch

If the system is in this state	and the power switch is pressed for	the system enters this state
Off (ACPI G2/G5 – Soft off)	Less than four seconds	Power-on (ACPI G0 – working state)
On (ACPI G0 – working state)	Less than four seconds	Soft-off/Standby (ACPI G1 – sleeping state)
On (ACPI G0 – working state)	More than four seconds	Fail safe power-off (ACPI G2/G5 – Soft off)
Sleep (ACPI G1 – sleeping state)	Less than four seconds	Wake-up (ACPI G0 – working state)
Sleep (ACPI G1 – sleeping state)	More than four seconds	Power-off (ACPI G2/G5 – Soft off)

For information about	Refer to
The Desktop Boards' compliance level with ACPI	Section 1.4, page 17

1.12.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 15 lists the power states supported by the Desktop Board D865GVHZ along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Table 15. Power States and Targeted System Power

Global States	Sleeping States	Processor States	Device States	Targeted System Power (Note 1)
G0 – working state	S0 – working	C0 – working	D0 – working state.	Full power > 30 W
G1 – sleeping state	S1 – Processor stopped	C1 – stop grant	D1, D2, D3 – device specification specific.	5 W < power < 52.5 W
G1 – sleeping state	S3 – Suspend to RAM. Context saved to RAM.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G1 – sleeping state	S4 – Suspend to disk. Context saved to disk.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)

continued

Table 15. Power States and Targeted System Power (continued)

Global States	Sleeping States	Processor States	Device States	Targeted System Power (Note 1)
G2/S5	S5 – Soft off. Context not saved. Cold boot is required.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G3 – mechanical off AC power is disconnected from the computer.	No power to the system.	No power	D3 – no power for wake-up logic, except when provided by battery or external source.	No power to the system. Service can be performed safely.

Notes:

- Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.
- 2. Dependent on the standby power consumption of wake-up devices used in the system.

1.12.1.2 Wake-up Devices and Events

Table 16 lists the devices or specific events that can wake the computer from specific states.

Table 16. Wake-up Devices and Events

These devices/events can wake up the computer	from this state
LAN	S1, S3, S4, S5 (Note)
Modem (back panel Serial Port A)	S1, S3
PME# signal	S1, S3, S4, S5 (Note)
Power switch	S1, S3, S4, S5
PS/2 devices	S1, S3
RTC alarm	S1, S3, S4, S5
USB	S1, S3

Note:

For LAN and PME# signal, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On will enable a wake-up event from LAN in the S5 state.

■ NOTE

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

1.12.2 Hardware Support



! CAUTION

Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

The Desktop Board D865GVHZ provide several power management hardware features, including:

- Power connector
- Fan connectors
- LAN wake capabilities
- Instantly Available PC technology
- Resume on Ring
- Wake from USB
- Wake from PS/2 keyboard
- PME# signal wake-up support

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line. The sections discussing these features describe the incremental standby power requirements for each.

Resume on Ring enables telephony devices to access the computer when it is in a power-managed state. The method used depends on the type of telephony device (external or internal).

■ NOTE

The use of Resume on Ring and Wake from USB technologies from an ACPI state requires an operating system that provides full ACPI support.

1.12.2.1 **Power Connector**

ATX12V-, SFX12V-, and TFX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages.

When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computer's response can be set using the Last Power State feature in the BIOS Setup program's Boot menu.

For information about	Refer to
The location of the power connector	Figure 15, page 63
The signal names of the power connector	Table 32, page 66
The BIOS Setup program's Boot menu	Table 74, page 119
The ATX12V, SFX12V, and TFX12V specifications	Section 1.4, page 17

1.12.2.2 **Fan Connectors**

Table 17 summarizes the function/operation of the fan connectors.

Table 17. Fan Connector Function/Operation

Connector	Description
Processor fan	+12 V DC connection for a processor fan or active fan heatsink.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	Closed-loop fan control (optional) that can adjust the fan speed or switch the fans on or off as needed.
Front chassis fan	+12 V DC connection for a system or chassis fan.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.
Rear chassis fan	+12 V DC connection for a system or chassis fan.
	• Fan is on in the S0 or S1 state. Fan is off when the system is off or in the S3, S4, or S5 state.
	Wired to a fan tachometer input of the hardware monitoring and fan control ASIC.
	 Closed-loop fan control that can adjust the fan speed or switch the fans on or off as needed.

For information about	Refer to
The location of the fan connectors	Figure 15, page 63
The location of the fan connectors and sensors for thermal monitoring	Figure 12, on page 44
The signal names of the fan connectors	Section 2.8.2.2, page 63

1.12.2.3 LAN Wake Capabilities



A CAUTION

For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply.

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN subsystem PCI bus network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet* frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the Desktop Board D865GVHZ supports LAN wake capabilities with ACPI in the following ways:

- The PCI bus PME# signal for PCI 2.2 compliant LAN designs
- The onboard LAN subsystem

1.12.2.4 Instantly Available PC Technology



A CAUTION

For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply.

Instantly Available PC technology enables the Desktop Board D865GVHZ to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 16 on page 47 lists the devices and events that can wake the computer from the S3 state.

The Desktop Board D865GVHZ supports the PCI Bus Power Management Interface Specification. For information on the version of this specification, see Section 1.4. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.2 compliant add-in cards and drivers.

1.12.2.5 +5 V Standby Power Indicator LED

The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 13 shows the location of the standby power indicator LED on the D865GVHZ board.



CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.




Figure 13. Location of the Standby Power Indicator LED on the D865GVHZ Board

1.12.2.6 Resume on Ring

The operation of Resume on Ring can be summarized as follows:

- Resumes operation from ACPI S1 or S3 states
- Detects incoming call similarly for external and internal modems
- Requires modem interrupt be unmasked for correct operation

1.12.2.7 Wake from USB

USB bus activity wakes the computer from ACPI S1 or S3 states.

■ NOTE

Wake from USB requires the use of a USB peripheral that supports Wake from USB.

1.12.2.8 Wake from PS/2 Devices

PS/2 device activity wakes the computer from an ACPI S1 or S3 state.

1.12.2.9 PME# Signal Wake-up Support

When the PME# signal on the PCI bus is asserted, the computer wakes from an ACPI S1, S3, S4, or S5 state (with Wake on PME enabled in BIOS).

2 Technical Reference

What This Chapter Contains

2.1	Introduction	53
2.2	Memory Map	54
2.3	DMA Channels	
2.4	Fixed I/O Map	55
2.5	PCI Configuration Space Map	56
2.6	Interrupts	57
2.7	PCI Interrupt Routing Map	
2.8	Connectors	60
2.9	Jumper Blocks	74
2.10	Mechanical Considerations	76
2.11	Electrical Considerations	78
2.12	Thermal Considerations	79
2.13	Reliability	82
2.14	Environmental	82
2.15	Regulatory Compliance	83

2.1 Introduction

Sections 2.2 - 2.6 contain several standalone tables. Table 18 describes the system memory map, Table 19 lists the DMA channels, Table 20 shows the I/O map, Table 21 defines the PCI configuration space map, and Table 23 describes the interrupts. The remaining sections in this chapter are introduced by text found with their respective section headings.

2.2 Memory Map

Table 18 lists the system memory map.

Table 18. System Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
1024 K - 2097152 K	100000 - 7FFFFFF	100000 - 7FFFFFFF 2047 MB Extended memory	
960 K - 1024 K	F0000 - FFFFF	64 KB	Runtime BIOS
896 K - 960 K	E0000 - EFFFF	64 KB	Reserved
800 K - 896 K	C8000 - DFFFF	96 KB	Potential available high DOS memory (open to the PCI bus). Dependent on video adapter used.
640 K - 800 K	A0000 - C7FFF	160 KB	Video memory and BIOS
639 K - 640 K	9FC00 - 9FFFF	1 KB	Extended BIOS data (movable by memory manager software)
512 K - 639 K	80000 - 9FBFF	127 KB	Extended conventional memory
0 K - 512 K	00000 - 7FFFF	512 KB	Conventional memory

2.3 DMA Channels

Table 19. DMA Channels

DMA Channel Number	Data Width	System Resource
0	8 or 16 bits	Open
1	8 or 16 bits	Parallel port
2	8 or 16 bits	Diskette drive
3	8 or 16 bits	Parallel port (for ECP or EPP)
4	8 or 16 bits	DMA controller
5	16 bits	Open
6	16 bits	Open
7	16 bits	Open

2.4 Fixed I/O Map

Table 20. I/O Map

Address (hex)	Size	Description
0000 - 00FF	256 bytes	Used by the Desktop Board D865GVHZ. Refer to the ICH5 data sheet for dynamic addressing information.
0170 - 0177	8 bytes	Secondary Parallel ATE IDE channel command block
01F0 - 01F7	8 bytes	Primary Parallel ATE IDE channel command block
0228 - 022F (Note 1)	8 bytes	LPT3
0278 - 027F (Note 1)	8 bytes	LPT2
02E8 - 02EF (Note 1)	8 bytes	COM4
02F8 - 02FF (Note 1)	8 bytes	COM2
0374 - 0377	4 bytes	Secondary Parallel ATA IDE channel control block
0378 - 037F	8 bytes	LPT1
03B0 - 03BB	12 bytes	Intel 82865GV GMCH
03C0 - 03DF	32 bytes	Intel 82865GV GMCH
03E8 - 03EF	8 bytes	COM3
03F0 - 03F5	6 bytes	Diskette channel
03F4 - 03F7	4 bytes	Primary Parallel ATA IDE channel control block
03F8 - 03FF	8 bytes	COM1
04D0 - 04D1	2 bytes	Edge/level triggered PIC
LPTn + 400	8 bytes	ECP port, LPTn base address + 400h
0CF8 - 0CFB (Note 2)	4 bytes	PCI configuration address register
0CF9 (Note 3)	1 byte	Reset control register
0CFC - 0CFF	4 bytes	PCI configuration data register
FFA0 - FFA7	8 bytes	Primary Parallel ATA IDE bus master registers
FFA8 - FFAF	8 bytes	Secondary Parallel ATA IDE bus master registers

- 1. Default, but can be changed to another address range
- 2. Dword access only
- 3. Byte access only



Some additional I/O addresses are not available due to ICH5 address aliassing. The ICH5 data sheet provides more information on address aliassing.

For information about	Refer to
Obtaining the ICH5 data sheet	Section 1.2 on page 16

2.5 PCI Configuration Space Map

Table 21. PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
00	00 and 06	00	Memory controller of Intel 82865GV component
00	02	00	Intel Extreme Graphics 2 controller
00	03	00	PCI to CSA Bridge (virtual PCI-to-PCI)
00	1E	00	Hub link to PCI bridge
00	1F	00	Intel 82801EB ICH5 PCI to LPC bridge
00	1F	01	Parallel ATA IDE controller
00	1F	02	Serial ATA controller
00	1F	03	SMBus controller
00	1F	05	AC '97 audio controller
00	1F	06	AC '97 modem controller
00	1D	00	USB UHCl controller 1
00	1D	01	USB UHCl controller 2
00	1D	02	USB UHCl controller 3
00	1D	03	USB UHCl controller 4
00	1D	07	EHCI controller
(Note)	01	00	Intel 82547El Gigabit LAN PLC (if present)
(Note)	08	00	Intel 82562EZ 10/100 Mbits/sec LAN PLC (if present)
(Note)	00	00	PCI bus connector 1
(Note)	01	00	PCI bus connector 2
(Note)	02	00	PCI bus connector 3

Note: The PCI configuration space bus number for this item will vary depending on the presence or absence of the Gigabit LAN subsystem. Table 22 lists the variations.

 Table 22.
 PCI Configuration Space Bus Number Options

Is the Gigabit LAN subsystem present?	Configuration Space Map bus numbers
No	PCI bus connectors – bus number = 01
	• Intel 82562EZ 10/100 LAN PLC – bus number = 01
Yes	Intel 82547El Gigabit LAN PLC – bus number = 01
	• PCI bus connectors – bus number = 02

2.6 Interrupts

The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the Advanced Programmable Interrupt Controller (APIC) portion of the ICH5 component. The PIC is supported in Windows 98 SE and Windows ME and uses the first 16 interrupts. The APIC is supported in Windows 2000 and Windows XP and supports a total of 24 interrupts.

Table 23. Interrupts

IRQ	System Resource
NMI	I/O channel check
0	Reserved, interval timer
1	Reserved, keyboard buffer full
2	Reserved, cascade interrupt from slave PIC
3	COM2 (Note 1)
4	COM1 (Note 1)
5	LPT2 (Plug and Play option)/User available
6	Diskette drive
7	LPT1 (Note 1)
8	Real-time clock
9	Reserved for ICH5 system management bus
10	User available
11	User available
12	Onboard mouse port (if present, else user available)
13	Reserved, math coprocessor
14	Primary IDE/Serial ATA (if present, else user available)
15	Secondary IDE/Serial ATA (if present, else user available)
16 ^(Note 2)	USB UHCl controller 1 / USB UHCl controller 4 (through PIRQA)
17 (Note 2)	AC '97 audio/modem/User available (through PIRQB)
18 ^(Note 2)	ICH5 USB controller 3 (through PIRQC)
19 (Note 2)	ICH5 USB controller 2 (through PIRQD)
20 ^(Note 2)	ICH5 LAN (through PIRQE)
21 ^(Note 2)	User available (through PIRQF)
22 (Note 2)	User available (through PIRQG)
23 (Note 2)	ICH5 USB 2.0 EHCl controller/User available (through PIRQH)

Notes:

- 1. Default, but can be changed to another IRQ.
- 2. Available in APIC mode only.

2.7 PCI Interrupt Routing Map

This section describes interrupt sharing and how the interrupt signals are connected between the PCI bus connectors and onboard PCI devices. The PCI specification specifies how interrupts can be shared between devices attached to the PCI bus. In most cases, the small amount of latency added by interrupt sharing does not affect the operation or throughput of the devices. In some special cases where maximum performance is needed from a device, a PCI device should not share an interrupt with other PCI devices. Use the following information to avoid sharing an interrupt with a PCI add-in card.

PCI devices are categorized as follows to specify their interrupt grouping:

- INTA: By default, all add-in cards that require only one interrupt are in this category. For almost all cards that require more than one interrupt, the first interrupt on the card is also classified as INTA.
- INTB: Generally, the second interrupt on add-in cards that require two or more interrupts is classified as INTB. (This is not an absolute requirement.)
- INTC and INTD: Generally, a third interrupt on add-in cards is classified as INTC and a fourth interrupt is classified as INTD.

The ICH5 has eight Programmable Interrupt Request (PIRQ) input signals. All PCI interrupt sources either onboard or from a PCI add-in card connect to one of these PIRQ signals. Some PCI interrupt sources are electrically tied together on the Desktop Board D865GVHZ and therefore share the same interrupt. Table 24 shows an example of how the PIRQ signals are routed.

For example, using Table 24 as a reference, assume an add-in card using INTA is plugged into PCI bus connector 3. In PCI bus connector 3, INTA is connected to PIRQB, which is already connected to the ICH5 audio controller. The add-in card in PCI bus connector 3 now shares an interrupt with the onboard interrupt source.

Table 24. PCI Interrupt Routing Map

	ICH5 PIRQ Signal Name							
PCI Interrupt Source	PIRQA	PIRQB	PIRQC	PIRQD	PIRQE	PIRQF	PIRQG	PIRQH
ICH5 USB UHCI controller 1	INTA							
SMBus controller		INTB						
ICH5 USB UHCI controller 2				INTB				
AC '97 ICH5 Audio		INTB						
ICH5 LAN					INTA			
ICH5 USB UHCI controller 3			INTC					
ICH5 USB UHCI controller 4	INTA							
ICH5 USB 2.0 EHCl controller								INTD
PCI bus connector 1					INTD	INTA	INTB	INTC
PCI bus connector 2					INTC	INTB	INTA	INTD
PCI bus connector 3	INTD	INTA	INTB	INTC				
Serial ATA						INTA		

■ NOTE

In PIC mode, the ICH5 can connect each PIRQ line internally to one of the IRQ signals (3, 4, 5, 6, 7, 9, 10, 11, 12, 14, and 15). Typically, a device that does not share a PIRQ line will have a unique interrupt. However, in certain interrupt-constrained situations, it is possible for two or more of the PIRQ lines to be connected to the same IRQ signal. Refer to Table 23 for the allocation of PIRQ lines to IRQ signals in APIC mode.

2.8 Connectors



! CAUTION

Only the following connectors have overcurrent protection: Back panel and front panel USB, PS/2, and VGA.

The other internal connectors are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves.

This section describes the board's connectors. The connectors can be divided into these groups:

- Back panel I/O connectors (see page 61)
 - PS/2 keyboard and mouse
 - USB (four ports)
 - Parallel port
 - Serial port A
 - VGA port
 - LAN
 - Audio (line out, line in, and mic in)
- Internal I/O connectors (see page 62)
 - Audio (auxiliary line input, ATAPI CD-ROM, and front panel audio)
 - Fans [three]
 - Power
 - Add-in boards (PCI)
 - Parallel ATA IDE
 - Diskette drive
 - SCSI hard drive activity LED (optional)
 - Chassis intrusion
 - Serial ATA
- External I/O connectors (see page 70)
 - Front panel USB (two connector for four ports)
 - Auxiliary front panel power/sleep/message-waiting LED
 - Front panel (power/sleep/message-waiting LED, power switch, hard drive activity LED, reset switch, and auxiliary front panel power LED)

■ NOTE

When installing the D865GVHZ board in a microATX chassis, make sure that peripheral devices are installed at least 1.5 inches above the main power connector, the diskette drive connector, the Parallel ATA IDE connectors, and the DIMM sockets.

2.8.1 Back Panel Connectors

Figure 14 shows the location of the back panel connectors. The back panel connectors are color-coded in compliance with PC 99 recommendations. The figure legend below lists the colors used.




Figure 14. Back Panel Connectors

■ NOTE

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

2.8.2 Internal I/O Connectors

The internal I/O connectors are divided into the following functional groups:

- Audio (see page 63)
 - Auxiliary line in
 - ATAPI CD-ROM
 - Front panel audio
- Power and hardware control (see page 65)
 - Fans [3]
 - ATX12V power
 - Main power
 - Chassis intrusion
- Add-in boards and peripheral interfaces (see page 68)
 - PCI bus
 - Parallel ATA IDE
 - Diskette drive
 - SCSI hard drive activity LED (optional)
 - Serial ATA

2.8.2.1 Expansion Slots

The board has three PCI rev 2.2 compliant local bus slots. The SMBus is routed to PCI bus connector 2 only (ATX expansion slot 6). PCI add-in cards with SMBus support can access sensor data and other information residing on the Desktop Board.

◯ NOTE

The SMBus routing to the PCI bus connectors does not conform to the PCI Engineering Change Notice (ECN) "Addition of the SMBus to the PCI Connector ECN", dated October 5th, 2000. The ECN specifies that SMBus signals must be routed to all PCI bus connectors. On this board, SMBus signals are routed to PCI bus connector 2 only. Add-in cards that implement PCI bus connector pins A40 and A41 for any purpose other than SMBCLK (SMBus clock) and SMBDAT (SMBus data) should not be installed in PCI bus connector 2.

For information about	Refer to
Addition of the SMBus to the PCI Connector ECN	http://www.pcisig.com/data/specifications/smb_ecn_04 0501.pdf

■ NOTE

This document references back-panel slot numbering with respect to processor location on the board. PCI slots are identified as PCI slot #x, starting with the slot closest to the processor. Figure 17 (page 68) illustrates the board's PCI slot numbering.

Audio Connectors 2.8.2.2


Α

В

С

D

Figure 15 shows the location of the audio connectors.



Description For more information see: Item Front panel audio Table 25 ATAPI CD-ROM Table 26 Auxiliary line in, ATAPI style Table 27 S/PDIF (optional) Table 28

Figure 15. Audio Connectors

Table 25. Front Panel Audio Connector

Pin	Signal Name	Pin	Signal Name
1	Mono Mic in (Stereo Mic 1)	2	Ground
3	Mono Mic Bias (Stereo Mic 2)	4	+5 V
5	RIGHT_OUT	6	Right channel return
7	No connect	8	Key
9	LEFT_OUT	10	Left channel return

X INTEGRATOR'S NOTE

The front panel audio connector is alternately used as a jumper block for routing audio signals. Refer to Section 2.9.1 on page 74 for more information.

Table 26. ATAPI CD-ROM Connector

Pin	Signal Name
1	Left audio input from CD-ROM
2	CD audio differential ground
3	CD audio differential ground
4	Right audio input from CD-ROM

Table 27. Auxiliary Line In Connector


Pin	Signal Name
1	Left auxiliary line in
2	Ground
3	Ground
4	Right auxiliary line in

Table 28. S/PDIF Connector

Pin	Signal Name
1	+5 V
2	S/PDIF-OUT
3	Ground

2.8.2.3 Power and Hardware Control Connectors

Figure 16 shows the location of the power and hardware control connectors.



Item	Description	For more information see:
Α	Rear chassis fan	Table 29
В	+12 V power connector (ATX12V)	Table 30
С	Processor fan	Table 31
D	Main power	Table 32
Е	Front chassis fan	Table 33
F	Chassis intrusion	Table 34

Figure 16. Power and Hardware Control Connectors

Table 29. Rear Chassis Fan Connector

Pin	Signal Name
1	Control
2	+12 V
3	REAR_TACH_OUT

X INTEGRATOR'S NOTES

- Use only ATX12V-, SFX12V-, or TFX12V-compliant power supplies with the Desktop Board D865GVHZ. ATX12V, SFX12V, and TFX12V power supplies have an additional power lead that provides required supplemental power for the processor. Always connect the 20-pin and 4-pin leads of ATX12V, SFX12V, and TFX12V power supplies to the corresponding connectors on the desktop board, otherwise the board will not boot.
- Do not use a standard ATX power supply. The board will not boot with a standard ATX power supply.

Table 30. ATX12V Power Connector

Pin	Signal Name	Pin	Signal Name
1	Ground	2	Ground
3	+12 V	4	+12 V

Table 31. Processor Fan Connector

Pin	Signal Name	
1	Control (optional)	
2	+12 V	
3	CPU_FAN_TACH	

Table 32. Main Power Connector

Pin	Signal Name	Pin	Signal Name
1	+3.3 V	11	+3.3 V
2	+3.3 V	12	-12 V
3	Ground	13	Ground
4	+5 V	14	PS-ON# (power supply remote on/off)
5	Ground	15	Ground
6	+5 V	16	Ground
7	Ground	17	Ground
8	PWRGD (Power Good)	18	No connect
9	+5 V (Standby)	19	+5 V
10	+12 V	20	+5 V

Table 33. Front Chassis Fan Connector

Pin	Signal Name
1	Control
2	+12 V
3	Tach


 Table 34.
 Chassis Intrusion Connector

Pin	Signal Name	
1	Intruder	
2	Ground	

2.8.2.4 Add-in Board and Peripheral Interface Connectors

Figure 17 shows the location of the add-in board connector and peripheral connectors for the Desktop Board D865GVHZ. Note the following considerations for the PCI bus connectors:

- All of the PCI bus connectors are bus master capable.
- SMBus signals are routed to PCI bus connector 2. This enables PCI bus add-in boards with SMBus support to access sensor data on the Desktop Board. The specific SMBus signals are as follows:
 - The SMBus clock line is connected to pin A40.
 - The SMBus data line is connected to pin A41.



Item	Description	Item	Description
Α	PCI bus connector 3	F	Secondary Parallel ATA IDE [white]
В	PCI bus connector 2	G	SCSI hard drive activity LED (optional)
С	PCI bus connector 1	Н	Serial ATA connector 1
D	Diskette drive	1	Serial ATA connector 0
Е	Primary Parallel ATA IDE [black]		

Figure 17. D865GVHZ Add-in Board and Peripheral Interface Connectors

Table 35. SCSI Hard Drive Activity LED Connector (Optional)


Pin	Signal Name	
1	SCSI_ACT#	
2	No connect	

Table 36. Serial ATA Connectors

Pin	Signal Name
1	Ground
2	TXP
3	TXN
4	Ground
5	RXN
6	RXP
7	Ground

2.8.3 External I/O Connectors

Figure 18 shows the locations of the external I/O connectors.



OM16411

Description	Color	For more information see:
Auxiliary front panel power/sleep/message-waiting LED	Black	Table 37
Front panel	White	Table 38
Front panel USB	Black	Figure 20
Front panel USB	Black	Figure 20
	Auxiliary front panel power/sleep/message-waiting LED Front panel Front panel USB	Front panel White Front panel USB Black

Figure 18. External I/O Connectors

2.8.3.1 Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector

Pins 1 and 3 of this connector duplicate the signals on pins 2 and 4 of the front panel connector.

Table 37. Auxiliary Front Panel Power/Sleep/Message-Waiting LED Connector

Pin	Signal Name	In/Out	Description
1	HDR_BLNK_GRN	Out	Front panel green LED
2	Not connected		
3	HDR_BLNK_YEL	Out	Front panel yellow LED

2.8.3.2 Front Panel Connector

This section describes the functions of the front panel connector. Table 38 lists the signal names of the front panel connector. Figure 19 is a connection diagram for the front panel connector.

Table 38. Front Panel Connector

Pin	Signal	In/Out	Description	Pin	Signal	In/Out	Description
Hard Drive Activity LED			Power LED				
1	HD_PWR	Out	Hard disk LED pull-up (750 Ω) to +5 V	2	HDR_BLNK_ GRN	Out	Front panel green LED
3	HAD#	Out	Hard disk active LED	4	HDR_BLNK_ YEL	Out	Front panel yellow LED
Reset Switch			On/Off Switch				
5	Ground		Ground	6	FPBUT_IN	In	Power switch
7	FP_RESET#	In	Reset switch	8	Ground		Ground
Power			Not Connected				
9	+5 V		Power	10	N/C		Not connected




Figure 19. Connection Diagram for Front Panel Connector

2.8.3.2.1 Hard Drive Activity LED Connector

Pins 1 and 3 can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires one of the following:

- A Serial ATA hard drive connected to an onboard Serial ATA connector
- A Parallel ATA IDE hard drive connected to an onboard Parallel ATA IDE connector

2.8.3.2.2 Reset Switch Connector

Pins 5 and 7 can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST.

2.8.3.2.3 Power/Sleep/Message Waiting LED Connector

Pins 2 and 4 can be connected to a one- or two-color LED. Table 39 shows the possible states for a one-color LED. Table 40 shows the possible states for a two-color LED.

Table 39. States for a One-Color Power LED

LED State	Description		
Off	Power off/sleeping		
Steady Green	Running		
Blinking Green	Running/message waiting		

Table 40. States for a Two-Color Power LED

LED State	Description		
Off	Power off		
Steady Green	Running		
Blinking Green	Running/message waiting		
Steady Yellow	Sleeping		
Blinking Yellow	Sleeping/message waiting		

NOTE

To use the message waiting function, ACPI must be enabled in the operating system and a message-capturing application must be invoked.

2.8.3.2.4 Power Switch Connector

Pins 6 and 8 can be connected to a front panel momentary-contact power switch. The switch must pull the SW_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply will recognize another on/off signal.

2.8.3.3 Front Panel USB Connectors

Figure 20 is a connection diagram for the front panel USB connectors.

X INTEGRATOR'S NOTES

- The +5 V DC power on the USB connector is fused.
- Pins 1, 3, 5, and 7 comprise one USB port.
- Pins 2, 4, 6, and 8 comprise one USB port.
- Use only a front panel USB connector that conforms to the USB 2.0 specification for highspeed USB devices.




Figure 20. Connection Diagram for Front Panel USB Connectors


2.9 Jumper Blocks



CAUTION

Do not move any jumpers with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the Desktop Board could be damaged.

Figure 21 shows the location of the jumper blocks.



ItemDescriptionReference DesignatorAFront panel audio connector/jumper blockJ9A1BBIOS Setup configuration jumper blockJ8H3

Figure 21. Location of the Jumper Blocks

2.9.1 Front Panel Audio Connector/Jumper Block

This connector has two functions:

- With jumpers installed, the audio line out signals are routed to the back panel audio line out connector.
- With jumpers removed, the connector provides audio line out and mic in signals for front panel audio connectors.

Table 41 describes the two configurations of this connector/jumper block.



♠ CAUTION

Do not place jumpers on this block in any configuration other than the one described in Table 41. Other jumper configurations are not supported and could damage the Desktop Board.

Table 41. Front Panel Audio Connector/Jumper Block

Jumper Setting		Configuration
1 2	1 and 2	Audio line out signals are routed to the back panel audio line out connector. The back panel audio line out connector is shown in Figure 14
5 6	5 and 6	on page 61.
9 0 10	9 and 10	
1	No jumpers	Table 25 on page 64 lists the names of the signals available on this connector when no jumpers are installed.
5 0 6	motanoa	
9 0 10		

M INTEGRATOR'S NOTE

When the jumpers are removed and this connector is used for front panel audio, the back panel audio line out and mic in connectors are disabled.

2.9.2 **BIOS Setup Configuration Jumper Block**

The 3-pin jumper block determines the BIOS Setup program's mode. Table 42 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.

Table 42. BIOS Setup Configuration Jumper Settings

Function/Mode	Jumper Setting		Configuration	
Normal	1-2	1 3	The BIOS uses current configuration information and passwords for booting.	
Configure	2-3	1 3	After the POST runs, Setup runs automatically. The maintenance menu is displayed.	
Recovery	None	1 003	The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.	

2.10 Mechanical Considerations

The Desktop Board D865GVHZ is designed to fit into either a microATX or an ATX-form-factor chassis. Figure 22 illustrates the mechanical form factor for the Desktop Board D865GVHZ. Dimensions are given in inches [millimeters]. The outer dimensions are 9.60 inches by 8.50 inches [243.84 millimeters by 215.90 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification (see Section 1.4).

■ NOTE

When installing the Desktop Board in a microATX chassis, make sure that peripheral devices are installed at least 1.5 inches above the main power connector, the diskette drive connector, and the Parallel ATA IDE connector, and the DIMM sockets.




Figure 22. Desktop Board D865GVHZ Dimensions

2.10.1 I/O Shield

The back panel I/O shield for the Desktop Board D865GVHZ must meet specific dimension and material requirements. Systems based on this Desktop Board need the back panel I/O shield to pass certification testing. Figure 23 shows the I/O shield. Dimensions are given in inches to a tolerance of ± 0.02 inches.

The figure also indicates the position of each cutout. Additional design considerations for I/O shields relative to chassis requirements are described in the ATX specification. See Section 1.4 for information about the ATX specification.

NOTE

The I/O shield drawings in this document are for reference only. An I/O shield compliant with the ATX chassis specification 2.03 is available from Intel.




Figure 23. I/O Shield Dimensions

2.11 Electrical Considerations

DC Loading 2.11.1

Table 43 lists the DC loading characteristics of the board. This data is based on a DC analysis of all active components within the board that impact its power delivery subsystems. The analysis does not include PCI add-in cards. Minimum values assume a light load placed on the board that is similar to an environment with no applications running and no USB current draw. Maximum values assume a load placed on the board that is similar to a heavy gaming environment with a 500 mA current draw per USB port. These calculations are not based on specific processor values or memory configurations but are based on the minimum and maximum current draw possible from the board's power delivery subsystems to the processor, memory, and USB ports.

Use the datasheets for add-in cards, such as PCI, to determine the overall system power requirements. The selection of a power supply at the system level is dependent on the system's usage model and not necessarily tied to a particular processor speed.

Table 43. DC Loading Characteristics

		DC Current at:				
Mode	DC Power	+3.3 V	+5 V	+12 V	-12 V	+5 VSB
Minimum loading	190.00 W	5.00 A	11.00 A	9.00 A	0.03 A	0.60 A
Maximum loading	286.00 W	11.00 A	15.00 A	13.00 A	0.10 A	1.40 A

2.11.2 Add-in Board Considerations

The Desktop Board D865GVHZ is designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for add-in boards for a fully loaded Desktop Board D865GVHZ (all three expansion slots filled) must not exceed 6 A.

2.11.3 Fan Connector Current Capability



! CAUTION

The processor fan must be connected to the processor fan connector, not to a chassis fan connector. Connecting the processor fan to a chassis fan connector may result in onboard component damage that will halt fan operation.

Table 44 lists the current capability of the fan connectors.

Table 44. Fan Connector Current Capability

Fan Connector	Maximum Available Current	
Processor fan	1.0 A	
Front chassis fan	0.6 A	
Rear chassis fan	0.6 A	

2.11.4 Power Supply Considerations



! CAUTION

The +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

System integrators should refer to the power usage values listed in Table 43 when selecting a power supply for use with the board.

Additional power required will depend on configurations chosen by the integrator.

The power supply must comply with the following recommendations found in the indicated sections of the ATX form factor specification.

- The potential relation between 3.3 VDC and +5 VDC power rails (Section 4.2)
- The current capability of the +5 VSB line (Section 4.2.1.2)
- All timing parameters (Section 4.2.1.3)
- All voltage tolerances (Section 4.2.2)

For information about	Refer to
The ATX form factor specification	Section 1.4, page 17

2.12 Thermal Considerations



♠ CAUTION

The use of an Intel Pentium 4 processor operating above 2.80 GHz with this Intel desktop board requires the following:

- A chassis with appropriate airflow to ensure proper cooling of the components on the board
- A processor fan heatsink that meets the thermal performance targets for Pentium 4 processors operating above 2.80 GHz

Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the desktop board. For a list of chassis that have been tested with Intel desktop boards please refer to the following website:

http://developer.intel.com/design/motherbd/cooling.htm

All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.



A CAUTION


Ensure that the ambient temperature does not exceed the Desktop Board's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.14.



A CAUTION

Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area (item A in Figure 24) can reach a temperature of up to 85 °C in an open chassis.

Figure 24 shows the locations of the localized high temperature zones.



Item	Description	
Α	Processor voltage regulator area	
В	Processor	
С	Intel 82865GV GMCH	
D	Intel 82801EB ICH5	

Figure 24. Localized High Temperature Zones

Table 45 provides maximum case temperatures for the Desktop Board D865GVHZ components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the Desktop Board D865GVHZ.

Table 45. Thermal Considerations for Components

Component	Maximum Case Temperature
Intel Pentium 4 processor	For processor case temperature, see processor datasheets and processor specification updates
Intel 82865GV GMCH	99 °C (under bias)
Intel 82801EB ICH5	115 °C (under bias)

For information about	Refer to
Intel Pentium 4 processor datasheets and specification updates	Section 1.2, page 16

2.13 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data is calculated from predicted data at 55 °C. The Desktop Board D865GVHZ MTBF is 149979.68 hours.

2.14 Environmental

Table 46 lists the environmental specifications for the Desktop Board D865GVHZ.

Table 46. Desktop Board D865GVHZ Environmental Specifications

Parameter	Specification	Specification			
Temperature					
Non-Operating	-40 °C to +70 °C	-40 °C to +70 °C			
Operating	0 °C to +55 °C				
Shock					
Unpackaged	50 g trapezoidal waveform				
	Velocity change of 170 inc	hes/second			
Packaged	Half sine 2 millisecond	Half sine 2 millisecond			
	Product Weight (pounds)	Free Fall (inches)	Velocity Change (inches/sec)		
	<20	36	167		
	21-40	30	152		
	41-80	24	136		
	81-100	18	118		
Vibration					
Unpackaged	5 Hz to 20 Hz: 0.01 g ² Hz sloping up to 0.02 g ² Hz				
	20 Hz to 500 Hz: 0.02 g ² H	20 Hz to 500 Hz: 0.02 g ² Hz (flat)			
Packaged	10 Hz to 40 Hz: 0.015 g ² Hz (flat)				
	40 Hz to 500 Hz: 0.015 g ² Hz sloping down to 0.00015 g ² Hz				

2.15 Regulatory Compliance

This section describes the Desktop Boards' compliance with U.S. and international safety and electromagnetic compatibility (EMC) regulations.

2.15.1 Safety Regulations

Table 47 lists the safety regulations the Desktop Board D865GVHZ complies with when correctly installed in a compatible host system.

Table 47. Safety Regulations

Regulation	Title
UL 60950 3rd ed., 2000/CSA C22.2 No. 60950-00	Bi-National Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (USA and Canada)
EN 60950:2000	The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (European Union)
IEC 60950, 3 rd Edition, 1999	The Standard for Safety of Information Technology Equipment including Electrical Business Equipment. (International)

2.15.2 EMC Regulations

Table 48 lists the EMC regulations the Desktop Board D865GVHZ complies with when correctly installed in a compatible host system.

Table 48. EMC Regulations

Regulation	Title
FCC (Class B)	Title 47 of the Code of Federal Regulations, Parts 2 and 15, Subpart B, Radio Frequency Devices. (USA)
ICES-003 (Class B)	Interference-Causing Equipment Standard, Digital Apparatus. (Canada)
EN55022: 1998 (Class B)	Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union)
EN55024: 1998	Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union)
AS/NZS 3548 (Class B)	Australian Communications Authority, Standard for Electromagnetic Compatibility. (Australia and New Zealand)
CISPR 22, 3 rd Edition (Class B)	Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (International)
CISPR 24: 1997	Information Technology Equipment – Immunity Characteristics – Limits and Methods of Measurements. (International)

2.15.2.1 FCC Compliance Statement (USA)

Product Type: D865GVHZ Desktop Board

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to a different electrical branch circuit from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications to the equipment not expressly approved by Intel Corporation could void the user's authority to operate the equipment.

2.15.2.2 Canadian Compliance Statement

This Class B digital apparatus complies with Canadian ICES-003.

Cet appereil numérique de la classe B est conforme à la norme NMB-003 du Canada.

2.15.3 European Union Declaration of Conformity Statement

We, Intel Corporation, declare under our sole responsibility that the product: Intel[®] Desktop Board D865GVHZ is in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 89/336/EEC (EMC Directive) and Council Directive 73/23/EEC (Safety/Low Voltage Directive).

The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.



This product follows the provisions of the European Directives 89/336/EEC and 73/23/EEC.

2.15.4 Product Ecology Statements

The following information is provided to address worldwide product ecology concerns and regulations.

2.15.4.1 Disposal Considerations

This product contains the following materials that may be regulated upon disposal: lead solder on the printed wiring board assembly.

2.15.4.2 Recycling Considerations

Intel encourages its customers to recycle its products and their components (e.g., batteries, circuit boards, plastic enclosures, etc.) whenever possible. In the U.S., a list of recyclers in your area can be found at:

http://www.eiae.org/

In the absence of a viable recycling option, products and their components must be disposed of in accordance with all applicable local environmental regulations.

2.15.5 Product Certification Markings (Board Level)

Table 49 lists the board's product certification markings.

Table 49. Product Certification Markings

Description	Marking
UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel Desktop Boards: E210882 (component side).	c FL °us
FCC Declaration of Conformity logo mark for Class B equipment; includes Intel name and D865GVHZ model designation (component side).	Trade Name Model Number Tested To Comply With FCC Standards FOR HOME OR OFFICE USE
CE mark. Declares compliance to European Union (EU) EMC directive (89/336/EEC) and Low Voltage directive (73/23/EEC) (component side). The CE mark should also be on the shipping container.	CE
Australian Communications Authority (ACA) C-Tick mark. Includes adjacent Intel supplier code number, N-232. The C-tick mark should also be on the shipping container.	C
Printed wiring board manufacturer's recognition mark: consists of a unique UL recognized manufacturer's logo, along with a flammability rating (solder side).	94V-0

Intel Desktop Board D865GVHZ Technical Product Specification

3 Overview of BIOS Features

What This Chapter Contains

3.1	Introduction	87
3.2	BIOS Flash Memory Organization	87
	Resource Configuration	
	System Management BIOS (SMBIOS)	
3.5	Legacy USB Support	89
3.6	BIOS Updates	90
3.7	Recovering BIOS Data	91
3.8	Boot Options	92
3.9	Fast Booting Systems with Intel® Rapid BIOS Boot	93
3.10	BIOS Security Features	94

3.1 Introduction

The Desktop Board D865GVHZ use an Intel/AMI BIOS that is stored in the Firmware Hub (FWH) and can be updated using a disk-based program. The FWH contains the BIOS Setup program, POST, the PCI auto-configuration utility, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as BF86510A.86A.

When the BIOS Setup configuration jumper is set to configure mode and the computer is poweredup, the BIOS compares the CPU version and the microcode version in the BIOS and reports if the two match.

For information about	Refer to	
The Desktop Boards' compliance level with Plug and Play	Section 1.4, page 17	

3.2 BIOS Flash Memory Organization

The Firmware Hub (FWH) includes a 4 Mbit (512 KB) symmetrical flash memory device.

3.3 Resource Configuration

3.3.1 PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

For information about	Refer to
The versions of PCI and Plug and Play supported by the BIOS	Section 1.4, page 17

3.3.2 PCI IDE Support

If you select Auto in the BIOS Setup program, the BIOS automatically sets up the two PCI IDE connectors with independent I/O channel support. The IDE interface supports hard drives up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape drives, and Ultra DMA drives (see Section 1.4 for the supported version of ATAPI). The BIOS determines the capabilities of each drive and configures them to optimize capacity and performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program.

To use ATA-66/100 features the following items are required:

- An ATA-66/100 peripheral device
- An ATA-66/100 compatible cable
- ATA-66/100 operating system device drivers

NOTE

Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.

3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems, such as Windows NT*, require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information.

For information about	Refer to
The Desktop Boards' compliance level with SMBIOS	Section 1.4, page 17

3.5 Legacy USB Support

Legacy USB support enables USB devices such as keyboards, mice, and hubs to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB. By default, Legacy USB support is set to Enabled.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.
- 4. POST completes.
- 5. The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system. (Keyboards and mice are not recognized during this period if Legacy USB support was set to Disabled in the BIOS Setup program.)
- 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.

To install an operating system that supports USB, verify that Legacy USB support in the BIOS Setup program is set to Enabled and follow the operating system's installation instructions.

■ NOTE

Legacy USB support is for keyboards, mice, and hubs only. Other USB devices are not supported in legacy mode.

3.6 BIOS Updates

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel[®] Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB diskette, or a CD-ROM, or from the file location on the Web.
- Intel® Flash Memory Update Utility, which requires creation of a boot diskette and manual rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM.

Both utilities support the following BIOS maintenance functions:

- Verifying that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.
- Updating both the BIOS boot block and the main BIOS. This process is fault tolerant to prevent boot block corruption.
- Updating the BIOS boot block separately.
- Changing the language section of the BIOS.
- Updating replaceable BIOS modules, such as the video BIOS module.
- Inserting a custom splash screen.

■ NOTE

Review the instructions distributed with the upgrade utility before attempting a BIOS update.

For information about	Refer to
The Intel World Wide Web site	Section 1.2, page 16

3.6.1 Language Support

The BIOS Setup program and help messages are supported in five languages: US English, German, Italian, French, and Spanish. The default language is US English, which is present unless another language is selected in the BIOS Setup program.

3.6.2 Custom Splash Screen

During POST, an Intel[®] splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. A utility is available from Intel to assist with creating a custom splash screen. The custom splash screen can be programmed into the flash memory using the BIOS upgrade utility. Information about this capability is available on the Intel Support World Wide Web site.

◯ NOTE

If you add a custom splash screen, it will share space with the Intel branded logo.

For information about	Refer to
The Intel World Wide Web site	Section 1.2, page 16

3.7 Recovering BIOS Data

Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage occurs while the BIOS is being updated in flash memory. The BIOS can be recovered from a diskette using the BIOS recovery mode. When recovering the BIOS, be aware of the following:

- Because of the small amount of code available in the non-erasable boot block area, there is no
 video support. You can only monitor this procedure by listening to the speaker or looking at
 the diskette drive LED.
- The recovery process may take several minutes; larger BIOS flash memory devices require more time.
- Two beeps and the end of activity in the diskette drive indicate successful BIOS recovery.
- A series of continuous beeps indicates a failed BIOS recovery.

To create a BIOS recovery diskette, a bootable diskette must be created and the BIOS update files copied to it. BIOS upgrades and the Intel Flash Memory Update Utility are available from Intel Customer Support through the Intel World Wide Web site.

◯ NOTE

Even if the computer is configured to boot from an LS-120 diskette (in the Setup program's Removable Devices submenu), the BIOS recovery diskette must be a standard 1.44 MB diskette not a 120 MB diskette.

For information about	Refer to
The BIOS recovery mode jumper settings	Section 2.9.2, page 75
The Boot menu in the BIOS Setup program	Section 4.7, page 119
Contacting Intel customer support	Section 1.2, page 16

3.8 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.

3.8.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

For information about	Refer to
The El Torito specification	Section 1.4, page 17

3.8.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

For information about	Refer to
The BIOS Setup program's Security menu	Table 71, page 117

3.8.3 Booting Without Attached Devices

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

3.8.4 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup program's Boot Device Priority Submenu). Table 50 lists the boot device menu options.

Table 50. Boot Device Menu Options

Boot Device Menu Function Keys	Description
<↑> or <↓>	Selects a default boot device
<enter></enter>	Exits the menu, saves changes, and boots from the selected device
<esc></esc>	Exits the menu without saving changes

3.9 Fast Booting Systems with Intel® Rapid BIOS Boot

These factors affect system boot speed:

- Selecting and configuring peripherals properly
- Using an optimized BIOS, such as the Intel Rapid® BIOS

3.9.1 Peripheral Selection and Configuration

The following techniques help improve system boot speed:

- Choose a hard drive with parameters such as "power-up to data ready" less than eight seconds, that minimize hard drive startup delays.
- Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time.
- Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process.
- Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.

3.9.2 Intel Rapid BIOS Boot

Use of the following BIOS Setup program settings reduces the POST execution time.

In the Boot Menu:

- Set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time.
- Disable Quiet Boot, which eliminates display of the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes.
- Enable Intel Rapid BIOS Boot. This feature bypasses memory count and the search for a diskette drive.

In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.

■ NOTE

It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen.

This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration Submenu of the BIOS Setup program).

For information about	Refer to	
Drive Configuration Submenu in the BIOS Setup program	Section 4.4.4, page 104	

3.10 BIOS Security Features

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be
 displayed before the computer is booted. If only the supervisor password is set, the computer
 boots without asking for a password. If both passwords are set, the user can enter either
 password to boot the computer.

Table 51 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Table 51. Supervisor and User Password Functions

Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Neither	Can change all options (Note)	Can change all options (Note)	None	None	None
Supervisor only	Can change all options	Can change a limited number of options	Supervisor Password	Supervisor	None
User only	N/A	Can change all options	Enter Password Clear User Password	User	User
Supervisor and user set	Can change all options	Can change a limited number of options	Supervisor Password Enter Password	Supervisor or user	Supervisor or user

Note: If no password is set, any user can change all Setup options.

For information about	Refer to
Setting user and supervisor passwords	Section 4.5, page 117

■ NOTES

- For enhanced security, use different passwords for the supervisor and user passwords.
- Valid password characters are A-Z, a-z, and 0-9.

4 BIOS Setup Program

What This Chapter Contains

4.1	Introduction	95
4.2	Maintenance Menu	96
4.3	Main Menu	97
4.4	Advanced Menu	99
4.5	Security Menu	117
4.6	Power Menu	118
4.7	Boot Menu	119
4.8	Exit Menu	122

4.1 Introduction

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Maint	cenance	Main	Advanced	Security	Power	Boot	Exit
-------	---------	------	----------	----------	-------	------	------

Table 52 lists the BIOS Setup program menu features.

Table 52. BIOS Setup Program Menu Bar

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Clears passwords and displays processor information	Displays processor and memory configuration	Configures advanced features available through the	Sets passwords and security features	Configures power management features and power supply	Selects boot options	Saves or discards changes to Setup program
		chipset		controls		options

■ NOTE

In this chapter, all examples of the BIOS Setup program menu bar include the maintenance menu; however, the maintenance menu is displayed only when the Desktop Board is in configure mode. Section 2.9.2 on page 75 tells how to put the Desktop Board in configure mode.

Table 53 lists the function keys available for menu screens.

Table 53. BIOS Setup Program Function Keys

BIOS Setup Program Function Key	Description
<> or <>>	Selects a different menu screen (Moves the cursor left or right)
<^> or <↓>	Selects an item (Moves the cursor up or down)
<tab></tab>	Selects a field (Not implemented)
<enter></enter>	Executes command or selects the submenu
<f9></f9>	Load the default configuration values for the current menu
<f10></f10>	Save the current values and exits the BIOS Setup program
<esc></esc>	Exits the menu

4.2 Maintenance Menu

To access this menu, select Maintenance on the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu shown in Table 54 is for clearing Setup passwords and displaying processor information. Setup only displays this menu in configure mode. See Section 2.9.2 on page 75 for configure mode setting information.

Table 54. Maintenance Menu

Feature	Options	Description
Clear All Passwords	Ok (default)	Clears the user and supervisor passwords.
	Cancel	
CPU Stepping Signature	No options	Displays CPU's Stepping Signature.
CPU Microcode Update Revision	No options	Displays CPU's Microcode Update Revision.

4.3 Main Menu

To access this menu, select Main on the menu bar at the top of the screen.

Maintenance Mai	Advanced	Security	Power	Boot	Exit
-----------------	----------	----------	-------	------	------

Table 55 describes the Main menu. This menu reports processor and memory information and is for configuring the system date and system time.

Table 55. Main Menu

Feature	Options	Description
BIOS Version	No options	Displays the version of the BIOS.
Processor Type	No options	Displays processor type.
Hyper-Threading	Disabled	Disables/enables Hyper-Threading Technology. This
Technology	Enabled (default)	option is present only when a processor that supports Hyper-Threading Technology is installed.
Processor Speed	No options	Displays processor speed.
System Bus Speed	No options	Displays the system bus speed.
System Memory Speed	No options	Displays the system memory speed.
Cache RAM	No options	Displays the size of second-level cache.
Total Memory	No options	Displays the total amount of RAM.
Memory Mode	No options	Displays the memory mode (Dual Channel or Single Channel).
Memory Channel A Slot 0	No options	Displays the amount and type of RAM in the DIMM
Memory Channel B Slot 0		sockets.
Additional System	Select to display	Displays system, desktop board, and chassis
Information	Additional System Information submenu	information.
Language	English (default)	Selects the current default language used by the BIOS.
	Francais	
System Time	Hour, minute, and second	Specifies the current time.
System Date	Day of week Month/day/year	Specifies the current date.

4.3.1 Additional System Information Submenu

Maintenance	Main	Advanced	Security	Power	Boot	Exit
	Additional System Information					

Table 56 describes the Additional System Information submenu. This submenu reports system, desktop board, and chassis information.

Table 56. Additional System Information Submenu

Feature	Options	Description
System Information (Note 1)		
Manufacturer	No options	Displays system manufacturer's name
Product Name	No options	Displays system product name
Version	No options	Displays system version number
Serial Number	No options	Displays system serial number
Desktop Board Information		
Manufacturer	No options	Displays desktop board manufacturer's name
Product Name	No options	Displays desktop board product name
Version	No options	Displays desktop board version number
Serial Number	No options	Displays desktop board serial number
Chassis Information (Note 2)		
Manufacturer	No options	Displays chassis manufacturer's name
Version	No options	Displays chassis version number
Serial Number	No options	Displays chassis serial number
Asset Tag	No options	Displays chassis asset tag

Votes:

- 1. The System Information fields will only be visible if the system manufacturer has programmed them.
- 2. The Chassis Information fields will only be visible if the system manufacturer has programmed them.

4.4 Advanced Menu

To access this menu, select Advanced on the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		Drive Conf	iguration			
		Floppy Configuration				
		Event Log	Configurat	ion		
		Video Conf	Video Configuration			
		USB Config	guration			
		Chipset Co	onfiguratio	n		
		Fan Contro	ol Configur	ation		
		Hardware N	Monitoring			

Table 57 describes the Advanced Menu. This menu is used for setting advanced features that are available through the chipset.

Table 57. Advanced Menu

Feature	Options	Description
PCI Configuration	Select to display submenu	Configures individual PCI slot's IRQ priority.
Boot Configuration	Select to display submenu	Configures Plug and Play and the Numlock key, and resets configuration data.
Peripheral Configuration	Select to display submenu	Configures peripheral ports and devices.
Drive Configuration	Select to display submenu	Specifies type of connected IDE devices.
Floppy Configuration	Select to display submenu	Configures the diskette drive.
Event Log Configuration	Select to display submenu	Configures Event Logging.
Video Configuration	Select to display submenu	Configures video features.
USB Configuration	Select to display submenu	Configures USB support.
Chipset Configuration	Select to display submenu	Configures advanced chipset features.
Fan Control Configuration	Select to display submenu	Configures fan operation.
Hardware Monitoring	Select to display submenu	Monitors system temperatures, voltages, and fan speeds.

4.4.1 PCI Configuration Submenu

To access this submenu, select Advanced on the menu bar and then PCI Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Conf	Boot Configuration			
		Peripheral	l Configurat	cion		
		Drive Conf	figuration			
		Floppy Cor	Floppy Configuration			
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Co	Chipset Configuration			
		Fan Contro	Fan Control Configuration			
		Hardware M	Monitoring			

The submenu shown in Table 58 is used to configure the IRQ priority of PCI slots individually.

Table 58. PCI Configuration Submenu

Feature	Options	Description
PCI Slot1 IRQ Priority (Note)	 Auto (default) 3 5 9 10 11 	Allows selection of IRQ priority for PCI bus connector 1.
PCI Slot2 IRQ Priority (Note)	 Auto (default) 3 5 9 10 11 	Allows selection of IRQ priority for PCI bus connector 2.
PCI Slot3 IRQ Priority (Note)	 Auto (default) 3 5 9 10 11 	Allows selection of IRQ priority for PCI bus connector 3.

Note: Additional interrupts may be available if certain onboard devices (such as the serial and parallel ports) are disabled.

4.4.2 Boot Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Boot Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	L Configurat	ion		
		Drive Conf	Drive Configuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Configuration				
		Fan Contro	ol Configura	ation		
		Hardware N	Monitoring			

The submenu represented by Table 59 is for setting Plug and Play options and the power-on state of the Numlock key.

Table 59. Boot Configuration Submenu

Feature	Options	Description
Plug & Play O/S	• No (default) • Yes	Specifies if manual configuration is desired. No lets the BIOS configure all devices. This setting is appropriate when using a Plug and Play operating system. Yes lets the operating system configure Plug and Play devices not required to boot the system. This option is available for use during lab testing.
Numlock	• Off • On (default)	Specifies the power-on state of the Numlock feature on the numeric keypad of the keyboard.

4.4.3 Peripheral Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Peripheral Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		Drive Conf	Drive Configuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Co	onfiguratio	n		
		Fan Contro	ol Configur	ation		
		Hardware N	Monitoring			

The submenu represented in Table 60 is used for configuring computer peripherals.

Table 60. Peripheral Configuration Submenu

Feature	Options	Description
Serial Port A	Disabled	Configures serial port A.
	• Enabled	Auto assigns the first free COM port, normally COM1, the
	Auto (default)	address 3F8h, and the interrupt IRQ4.
		An * (asterisk) displayed next to an address indicates a conflict with another device.
Base I/O address	3F8 (default)	Specifies the base I/O address for serial port A, if serial port A
(This feature is present	• 2F8	is set to Enabled.
only when Serial Port A is set to <i>Enabled</i>)	• 3E8	
lo dot to Lindblody	• 2E8	
Interrupt	• IRQ 3	Specifies the interrupt for serial port A, if serial port A is set to
(This feature is present only when Serial Port A is set to <i>Enabled</i>) • IRQ 4 (default)		Enabled.

continued

 Table 60.
 Peripheral Configuration Submenu (continued)

Feature	Options	Description
Parallel port	Disabled	Configures the parallel port.
	Enabled	Auto assigns LPT1 the address 378h and the interrupt IRQ7.
	Auto (default)	An * (asterisk) displayed next to an address indicates a conflict with another device.
Mode	Output OnlyBi-directional	Selects the mode for the parallel port. Not available if the parallel port is disabled.
	(default)	Output Only operates in AT*-compatible mode.
	• EPP	Bi-directional operates in PS/2-compatible mode.
	• ECP	EPP is Extended Parallel Port mode, a high-speed bi-directional mode.
		ECP is Enhanced Capabilities Port mode, a high-speed bi-directional mode.
Base I/O address (This feature is present only when Parallel Port is set to <i>Enabled</i>)	• 378 (default) • 278	Specifies the base I/O address for the parallel port.
Interrupt (This feature is present only when Parallel Port is set to <i>Enabled</i>)	IRQ 5 IRQ 7 (default)	Specifies the interrupt for the parallel port.
DMA (This feature is present only when Parallel Port Mode is set to <i>ECP</i>)	• 1 • 3 (default)	Specifies the DMA channel.
Audio	Enabled (default) Disabled	Enables or disables the onboard audio subsystem.
	Disabled	
Onboard LAN	• Enabled (default) • Disabled	Enables or disables the onboard LAN device.
ACE Cupport		Enables or disables Alert Standard Format (ASE) assessed
ASF Support	DisabledEnabled (default)	Enables or disables Alert Standard Format (ASF) support.

For information about	Refer to
ASF support	Section 1.10.3, page 43

4.4.4 Drive Configuration Submenu

To access this submenu, select Advanced on the menu bar and then Drive Configuration.

Maintenance	Main	Advanced	Security	Power	:	Boot	Exit
		PCI Config	PCI Configuration				
		Boot Confi	iguration				
		Peripheral	l Configura	tion			
		Drive Conf	Drive Configuration				
		Floppy Configuration					
		Event Log Configuration					
		Video Configuration					
		USB Config	USB Configuration				
		Chipset Configuration					
		Fan Control Configuration					
		Hardware Monitoring					

The menu represented in Table 61 is used to configure IDE device options.

Table 61. Drive Configuration Submenu

Feature	Options	Description
ATA/IDE Configuration	Disabled	Disabled = All IDE resources disabled
	Legacy Enhanced (default)	Legacy = Up to two IDE channels enabled for operating systems that require legacy IDE operation.
	, ,	Enhanced = All Serial ATA (SATA) and Parallel ATA (PATA) resources enabled.
Legacy IDE Channels	Channels PATA Pri Only PATA Sec Only	Configures PATA and SATA resources for operating systems that require legacy IDE operation.
 PATA Pri and Sec SATA P0/P1 only SATA P0/P1, PATA Sec SATA P0/P1, PATA Pri 	PATA = Parallel ATA SATA = Serial ATA	
	· · · · · · · · · · · · · · · · · · ·	Pri = Primary Sec = Secondary
	SATA P0/P1, PATA Pri	P0 = Serial ATA connector 0 P1 = Serial ATA connector 1
		This feature is present only when the ATA/IDE configuration option is set to Legacy.
PCI IDE Bus Master	Disabled	Enables/disables the use of DMA for hard drive BIOS
	Enabled (default)	INT13 reads and writes.

continued

 Table 61.
 Drive Configuration Submenu (continued)

Feature	Options	Description
Hard Disk Pre-Delay	Disabled (default)	Specifies the hard disk drive pre-delay.
	1 Second	
	2 Seconds	
	3 Seconds	
	4 Seconds	
	5 Seconds	
	6 Seconds	
	9 Seconds	
	12 Seconds	
	15 Seconds	
	21 Seconds	
	30 Seconds	
SATA Port-0	Select to display sub-menu	Reports type of device attached to Serial ATA connector 0.
SATA Port-1	Select to display sub-menu	Reports type of device attached to Serial ATA connector 1.
PATA Primary Master	Select to display sub-menu	Reports type of connected device on Parallel ATA (PATA) IDE primary master interface.
PATA Primary Slave	Select to display sub-menu	Reports type of connected device on Parallel ATA (PATA) IDE primary slave interface.
PATA Secondary Master	Select to display sub-menu	Reports type of connected device on Parallel ATA (PATA) IDE secondary master interface.
PATA Secondary Slave	Select to display sub-menu	Reports type of connected device on Parallel ATA (PATA) IDE secondary slave interface.

4.4.4.1 SATA/PATA Submenus

To access these submenus, select Advanced on the menu bar, then Drive Configuration, and then the master or slave to be configured.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Configuration				
		Peripheral Configuration				
		Drive Configuration				
		SATA Port-0				
		SATA Port-1				
		PATA Primary Master				
		PATA Primary Slave				
		PATA Secondary Master				
		PATA Secondary Slave Floppy Configuration Event Log Configuration				
		Video Configuration				
		USB Configuration				
		Chipset Configuration				
		Fan Control Configuration				
		Hardware Monitoring				
		USB Config Chipset Co Fan Contro	guration onfiguration ol Configura			

There are six SATA/PATA submenus: SATA Port-0, SATA Port-1, PATA primary master, PATA primary slave, PATA secondary master, and PATA secondary slave. Table 62 on page 107 shows the format of the SATA/PATA IDE submenus. For brevity, only one example is shown.

Table 62. SATA/PATA Submenus

Feature	Options	Description		
Drive Installed	No options	Displays the type of drive installed.		
Туре	Auto (default)	Specifies the IDE configuration mode for IDE devices.		
	• User	User allows capabilities to be changed.		
		Auto fills-in capabilities from ATA/ATAPI device.		
Maximum Capacity	No options	Displays the drive capacity.		
LBA/Large Mode	Disabled	Displays whether automatic translation mode is enabled for the hard disk.		
	Auto (default)			
		(This item is read-only unless Type is set to <i>User</i> .)		
Block Mode	Disabled	Displays whether automatic multiple sector data transfers are enabled.		
	Auto (default)			
DIO M. I	A . (1.4 II)	(This item is read-only unless Type is set to <i>User</i> .)		
PIO Mode	Auto (default)	Sets the PIO mode.		
	0	(This item is read-only unless Type is set to <i>User</i> .)		
	1			
	2			
	3			
	4			
DMA Mode	Auto (default)	Specifies the DMA mode for the drive.		
	• SWDMA0	Auto = Auto-detected		
	SWDMA1	SWDMAn = Single Word DMAn		
	• SWDMA2	MWDMAn = Multi Word DMAn		
	MWDMA0	UDMAn = Ultra DMAn		
	MWDMA1			
	MWDMA2	(This item is read-only unless Type is set to <i>User</i> .)		
	• UDMA0			
	• UDMA1			
	• UDMA2			
	• UDMA3			
	• UDMA4			
011457	• UDMA5			
S.M.A.R.T.	Auto (default)	Enables/disables S.M.A.R.T. (Self-Monitoring, Analysis, and Reporting Technology).		
	Disabled	(This item is read-only unless Type is set to <i>User</i> .)		
O-bl- D-t- I	Enabled	, , , , , , , , , , , , , , , , , , , ,		
Cable Detected	No options	Displays the type of cable connected to the Parallel ATA IDE interface: 40-conductor or 80-conductor (for		
		ATA-100 peripherals).		

Note: If an LS-120 drive is attached to the system, a row entitled ARMD Emulation Type will be displayed in the above table. The BIOS will always recognize the drive as an ATAPI floppy drive. The ARMD Emulation Type should always be set to Floppy.

4.4.5 Floppy Configuration Submenu

To access this menu, select Advanced on the menu bar and then Floppy Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Configuration				
		Boot Configuration				
		Peripheral Configuration				
		Drive Configuration				
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Configuration				
		Chipset Configuration				
		Fan Control Configuration				
		Hardware Monitoring				

The submenu represented by Table 63 is used for configuring the diskette drive.

Table 63. Floppy Configuration Submenu

Feature	Options		Description	
Diskette Controller	er • Disabled • Enabled (default)		Disables or enables the integrated diskette controller.	
Floppy A	Disabled		Specifies the capacity and physical size of	
	• 360 KB	5¼"	diskette drive A.	
	• 1.2 MB	5¼"		
	• 720 KB	3½"		
	• 1.44 MB	3½" (default)		
	• 2.88 MB	3½"		
Diskette Write Protect	Disabled (de	fault)	Disables or enables write protection for the	
	Enabled		diskette drive.	

4.4.6 Event Log Configuration Submenu

To access this menu, select Advanced on the menu bar and then Event Log Configuration.

		T				
Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Conf	iguration			
		Peripheral	l Configurat	cion		
		Drive Conf	figuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Co	onfiguration	ı		
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented by Table 64 is used to configure the event logging features.

Table 64. Event Log Configuration Submenu

Feature	Options	Description
Event Log	No options	Indicates if there is space available in the event log.
View Event Log	[Enter]	Displays the event log.
Clear Event Log	Ok (default)	Clears the event log after rebooting.
	Cancel	
Event Logging	Disabled	Enables/disables logging of DMI events.
	Enabled (default)	
Mark Events As Read	Ok (default)	Marks all events as read.
	Cancel	

4.4.7 Video Configuration Submenu

To access this menu, select Advanced on the menu bar and then Video Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	guration			
		Boot Conf	iguration			
		Peripheral	Peripheral Configuration			
		Drive Cont	figuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Co	onfiguration	n		
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented in Table 65 is for configuring the video features.

Table 65. Video Configuration Submenu

Feature	Options	Description		
AGP Aperture Size	• 4 MB	Sets the aperture size for the video controller.		
	• 8 MB			
	• 16 MB			
	• 32 MB			
	64 MB (default)			
	• 128 MB			
	• 256 MB			
Primary Video Adapter	AGP (default)	Selects primary video adapter to be used		
	• PCI	during boot.		
Frame Buffer Size	• 1 MB	Controls how much system RAM is reserved for use		
	• 8 MB	by the internal graphics device. A larger frame buffer		
	• 16 MB (default)	should provide higher performance.		

4.4.8 USB Configuration Submenu

To access this menu, select Advanced on the menu bar and then USB Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	guration			
		Boot Confi	Boot Configuration			
		Peripheral	l Configurat	ion		
		Drive Conf	figuration			
		Floppy Cor	Floppy Configuration			
		Event Log Configuration				
		Video Conf	Video Configuration			
		USB Config	USB Configuration			
		Chipset Co	onfiguration	ı		
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented in Table 66 is for configuring the USB features.

Table 66. USB Configuration Submenu

Feature	Options	Description
High-Speed USB	Enabled (default)	Set to Disabled when a USB 2.0 driver is not
	Disabled	available.
Legacy USB Support	Disabled	Enables/disables legacy USB support.
	Enabled (default)	
USB 2.0 Legacy Support	Full-Speed (default)	Configures the USB 2.0 Legacy support to Hi-Speed
	Hi-Speed	(480 Mbps) or Full-Speed (12 Mbps).

4.4.9 Chipset Configuration Submenu

To access this menu, select Advanced on the menu bar and then Chipset Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	l Configura	tion		
		Drive Conf	figuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Conf	figuration			
		USB Config	USB Configuration			
		Chipset Co	onfiguratio	n		
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented in Table 67 is for configuring chipset options.

Table 67. Chipset Configuration Submenu

Feature	Options	Description
ISA Enable Bit	Disabled	When set to Enable, a PCI-to-PCI bridge will only
	Enabled (default)	recognize I/O addresses that do not alias to an ISA range (within the bridge's assigned I/O range).
PCI Latency Timer	• 32 (default)	Allows you to control the time (in PCI bus clock
	• 64	cycles) that an agent on the PC bus can hold the bus
	• 96	when another agent has requested the bus.
	• 128	
	• 160	
	• 192	
	• 224	
	• 248	
Burn in Mode	Select to display Burn-In Mode submenu	Submenu used to set Burn-In mode configuration options.
Extended Configuration	Default (default)	Allows the setting of extended configuration options.
	User Defined	
SDRAM Frequency	Auto (default)	Allows override of the detected memory frequency.
(Note 1)	• 266 MHz	NOTE: If SDRAM Frequency is changed, you must
	• 333 MHz (Note 2)	reboot for the change to take effect. After changing
	• 400 MHz (Note 3)	this setting and rebooting, the System Memory Speed parameter in the Main menu will reflect the new value.

Table 67. Chipset Configuration Submenu (continued)

Feature	Options	Description
CPC Override	Auto (default)	Controls the CPC/1n rule mode.
	Enabled	Enabled allows the DRAM controller to attempt chip
	Disabled	select assertions in two consecutive common clocks.
SDRAM Timing Control	Auto (default)	Auto = Timings will be programmed according to the
(Note 1)	Manual – Aggressive	memory detected.
	Manual – User Defined	Manual – Aggressive = Selects most aggressive user-defined timings.
		Manual – User Defined = Allows manual override of detected SDRAM settings.
SDRAM RAS Active to	• 8	Corresponds to tRAS.
Precharge (Note 4)	• 7 (default)	
	• 6	
	• 5	
SDRAM CAS# Latency	• 2.0	Selects the number of clock cycles required to
(Note 4)	• 2.5 (default)	address a column in memory.
	• 3.0	
SDRAM RAS# to CAS#	• 4	Selects the number of clock cycles between
Delay (Note 4)	3 (default)	addressing a row and addressing a column.
	• 2	
SDRAM RAS#	• 4	Selects the length of time required before accessing
Precharge (Note 4)	3 (default)	a new row.
	• 2	

Notes:

- 1. This feature is displayed only if Extended Configuration is set to User Defined.
- 2. This option is displayed only if the installed processor has a 533 MHz system bus.
- 3. This option is displayed only if the installed processor has an 800 MHz system bus.
- 4. This feature is displayed only if SDRAM Timing Control is set to Manual User Defined.

4.4.9.1 **Burn-In Mode Submenu**

To access this menu, select Advanced on the menu bar, then Chipset Configuration, and then Burn-In Mode.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Conf	Boot Configuration			
		Peripheral	Peripheral Configuration			
		Drive Conf	Drive Configuration			
		Floppy Cor	Floppy Configuration			
		Event Log Configuration				
		Video Configuration				
		USB Config	USB Configuration			
		Chipset Co	onfiguratio	n		
		Burn-I	n Mode			
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented in Table 68 is for configuring Burn-In Mode options.

Table 68. Burn-In Mode Submenu

Feature	Options	Description
Do you wish to continue?	No (default)	Enables or disables setting of burn-in mode options.
	Continue	Burn-in Mode is an unsupported capability for use by system engineers and technicians for validation and test purposes.
Graphics Core Frequency	266 MHz (default) 333 MHz (Not supported)	Allows override of the detected core frequency value.



A CAUTION

These settings are intended for validation and test purposes only. Altering the graphics core frequency may reduce system stability and/or shorten the useful life of the processor. Operation at settings beyond component specification is not covered by Intel component warranties. If any problems occur during operation at non-default settings, return the board to default values.

4.4.10 Fan Control Configuration Submenu

To access this menu, select Advanced on the menu bar and then Fan Control Configuration.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	Boot Configuration			
		Peripheral	Peripheral Configuration			
		Drive Conf	Drive Configuration			
		Floppy Configuration				
		Event Log	Event Log Configuration			
		Video Conf	Video Configuration			
		USB Config	USB Configuration			
		Chipset Configuration				
		Fan Control Configuration				
		Hardware N	Monitoring			

The submenu represented in Table 69 is for configuring fan control options.

Table 69. Fan Control Configuration Submenu

Feature	Options	Description
Fan Control	Disabled	Enables or disables fan control.
	Enabled (default)	
Lowest Fan Speed	Slow (default) Off	Defines the lower limit of chassis fan speed operation.
		When set to <i>Slow</i> , at low system temperatures the fans will continue to run at slow speed.
		When set to <i>Off</i> , at low system temperatures the fans will turn off.

Note: These options will not take effect until power has been completely removed from the system. After saving the BIOS settings and turning off the system, unplug the power cord from the system and wait at least 30 seconds before reapplying power and turning the system back on.

4.4.11 Hardware Monitoring

To access this screen, select Advanced on the menu bar and then Hardware Monitoring.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
		PCI Config	PCI Configuration			
		Boot Confi	iguration			
		Peripheral	l Configura	tion		
		Drive Conf	Drive Configuration			
		Floppy Configuration				
		Event Log Configuration				
		Video Configuration				
		USB Config	guration			
		Chipset Co	onfiguratio	n		
		Fan Control Configuration				
		Hardware N	Monitoring			

Table 70 represents an example of the hardware monitoring display.

Table 70. Hardware Monitoring Display

Feature	Description
Processor Zone Temperature	Displays temperature in Celsius and Fahrenheit
System Zone 1 Temperature	Displays temperature in Celsius and Fahrenheit
Processor Fan Speed	Displays fan speed in RPM
Rear Fan Speed	Displays fan speed in RPM
Front Fan Speed	Displays fan speed in RPM
+1.5 V in	Displays voltage level of +1.5 V in supply
Vccp	Displays voltage level of Vccp supply
+3.3 V in	Displays voltage level of +3.3 V in supply
+5 V in	Displays voltage level of +5 V in supply
+12 V in	Displays voltage level of +12 V in supply

4.5 Security Menu

To access this menu, select Security from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
-------------	------	----------	----------	-------	------	------

The menu represented by Table 71 is for setting passwords and security features.

Table 71. Security Menu

If no password entered previously:						
Feature	Options	Description				
Supervisor Password	No options	Reports if there is a supervisor password set.				
User Password	No options	Reports if there is a user password set.				
Set Supervisor Password	Password can be up to seven alphanumeric characters. (Note 1)	Specifies the supervisor password.				
User Access Level (Note 2)	No Access View Only Limited	Sets the user access rights to the BIOS Setup Utility. No Access prevents user access to the BIOS				
	Full (default)	Setup Utility.				
	an (asiaan)	View Only allows the user to view but not change the BIOS Setup Utility fields.				
		Limited allows the user to changes some fields.				
		Full allows the user to changes all fields except the supervisor password.				
Set User Password	Password can be up to seven alphanumeric characters. (Note 1)	Specifies the user password.				
Clear User Password	Ok (default)	Clears the user password.				
(Note 3)	Cancel					
Chassis Intrusion	Disabled (default)	Disabled = Disables Chassis Intrusion				
	• Log	Log = Logs the intrusion in the event log				
	Log, notify once	Log, notify once = Halts system during POST.				
	Log, notify until cleared	User must press <f4> to continue. Intrusion flag is cleared and the event log is updated.</f4>				
		Log, notify til cleared = Halts system during POST. User must enter BIOS setup Security Menu and select "Clear Chassis Intrusion Status" to clear the Chassis intrusion flag.				

Notes:

- 1. Valid password characters are A-Z, a-z, and 0-9.
- 2. This feature is displayed only if a supervisor password has been set.
- 3. This feature is displayed only if a user password has been set.

4.6 Power Menu

To access this menu, select Power from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
				ACPI		

The menu represented in Table 72 is for setting the power management features.

Table 72. Power Menu

Feature	Options	Description
ACPI	Select to display submenu	Sets the ACPI power management options.
After Power Failure	Stay Off Last State (default)	Specifies the mode of operation if an AC power loss occurs.
	Power On	Stay Off keeps the power off until the power button is pressed.
		Last State restores the previous power state before power loss occurred.
		Power On restores power to the computer.
Wake on PCI PME	Stay Off (default) Power On	Specifies how the computer responds to a PCI power management event.

4.6.1 ACPI Submenu

To access this menu, select Power from the menu bar at the top of the screen and then ACPI.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
				ACPI		

The submenu represented in Table 73 is for setting the ACPI power options.

Table 73. ACPI Submenu

Feature	Options	Description
ACPI Suspend State	S1 State S3 State	S1 is the safest mode but consumes more power. S3 consumes less power, but some drivers may not support this state.
Wake on LAN from S5	Stay Off (default) Power On	In ACPI soft-off mode only, determines how the system responds to a LAN wake-up event.

4.7 Boot Menu

To access this menu, select Boot from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Powe	er	Boot	Exit
					Воо	t Device Pr	riority
					Hard Disk Drives		
					Rem	ovable Devi	ices
					ATA	PI CD-ROM I	Orives

The menu represented in Table 74 is used to set the boot features and the boot sequence.

Table 74. Boot Menu

Feature	Options	Description
Silent Boot	Disabled	Disabled displays normal POST messages.
	Enabled (default)	Enabled displays OEM graphic instead of POST messages.
Intel(R) Rapid BIOS Boot	Disabled	Enables the computer to boot without running
	Enabled (default)	certain POST tests.
PXE Boot to LAN	Disabled (default)	Disables/enables PXE boot to LAN.
	Enabled	Note: When set to <i>Enabled</i> , you must reboot for the Intel Boot Agent device to be available in the Boot Device menu.
USB Boot	Disabled	Disables/enables booting to USB boot devices.
	Enabled (default)	
Boot Device Priority	Select to display submenu	Specifies the boot sequence from the available types of boot devices.
Hard Disk Drives	Select to display submenu	Specifies the boot sequence from the available hard disk drives.
Removable Devices	Select to display submenu	Specifies the boot sequence from the available removable devices.
ATAPI CD-ROM Drives	Select to display submenu	Specifies the boot sequence from the available ATAPI CD-ROM drives.

4.7.1 Boot Device Priority Submenu

To access this menu, select Boot on the menu bar and then Boot Devices Priority.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk Drives	
					Removable Devices	
					ATAPI CD-R	OM Drives

The submenu represented in Table 75 is for setting boot devices priority.

Table 75. Boot Device Priority Submenu

Feature	Options	Description
1 st Boot Device 2 nd Boot Device 3 rd Boot Device 4 th Boot Device	Removable Dev. Hard Drive ATAPI CD-ROM Intel® Boot Agent (Note) Disabled	Specifies the boot sequence according to the device type. The computer will attempt to boot from up to five devices as specified here. Only one of the devices can be an IDE hard disk drive. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device. The default settings for the first through fourth boot devices are, respectively: Removable Dev. Hard Drive ATAPI CD-ROM Intel Boot Agent</enter>

Note: The boot device identifier for Intel Boot Agent (IBA) may vary depending on the BIOS release.

4.7.2 Hard Disk Drives Submenu

To access this menu, select Boot on the menu bar and then Hard Disk Drives.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk	Drives
					Removable	Devices
					ATAPI CD-R	OM Drives

The submenu represented in Table 76 is for setting hard disk drive priority.

Table 76. Hard Disk Drives Submenu

Feature	Options	Description
1 st Hard Disk Drive (Note)	Dependent on installed hard drives	 Specifies the boot sequence from the available hard disk drives. To specify boot sequence: Select the boot device with <↑> or <↓>. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to twelve hard disk drives, the maximum number of hard disk drives supported by the BIOS.

4.7.3 Removable Devices Submenu

To access this menu, select Boot on the menu bar, then Removable Devices.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Device	Priority
					Hard Disk I	rives
					Removable I	Devices
					ATAPI CD-RO	OM Drives

The submenu represented in Table 77 is for setting removable device priority.

Table 77. Removable Devices Submenu

Feature	Options	Description
1 st Removable Device (Note)	Dependent on installed removable devices	Specifies the boot sequence from the available removable devices. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four removable devices, the maximum number of removable devices supported by the BIOS.

4.7.4 ATAPI CD-ROM Drives Submenu

To access this menu, select Boot on the menu bar and then ATAPI CD-ROM Drives.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
					Boot Devic	e Priority
					Hard Disk	Drives
					Removable	Devices
					ATAPI CD-R	OM Drives

The submenu represented in Table 78 is for setting ATAPI CD-ROM drive priority.

Table 78. ATAPI CD-ROM Drives Submenu

Feature	Options	Description
1 st ATAPI CDROM (Note)	Dependent on installed ATAPI CD-ROM drives	 Specifies the boot sequence from the available ATAPI CD-ROM drives. To specify boot sequence: 1. Select the boot device with <↑> or <↓>. 2. Press <enter> to set the selection as the intended boot device.</enter>

Note: This boot device submenu appears only if at least one boot device of this type is installed. This list will display up to four ATAPI CD-ROM drives, the maximum number of ATAPI CD-ROM drives supported by the BIOS.

4.8 Exit Menu

To access this menu, select Exit from the menu bar at the top of the screen.

Maintenance	Main	Advanced	Security	Power	Boot	Exit	
-------------	------	----------	----------	-------	------	------	--

The menu represented in Table 79 is for exiting the BIOS Setup program, saving changes, and loading and saving defaults.

Table 79. Exit Menu

Feature	Description
Exit Saving Changes	Exits and saves the changes in CMOS SRAM.
Exit Discarding Changes	Exits without saving any changes made in the BIOS Setup program.
Load Optimal Defaults	Loads the optimal default values for all the Setup options.
Load Custom Defaults	Loads the custom defaults for Setup options.
Save Custom Defaults	Saves the current values as custom defaults. Normally, the BIOS reads the Setup values from flash memory. If this memory is corrupted, the BIOS reads the custom defaults. If no custom defaults are set, the BIOS reads the factory defaults.
Discard Changes	Discards changes without exiting Setup. The option values present when the computer was turned on are used.

5 Error Messages and Beep Codes

What This Chapter Contains

5.1	BIOS Error Messages	123
5.2	Port 80h POST Codes	125
	Bus Initialization Checkpoints	
5.4	Speaker	130
5.5	BIOS Beep Codes	130

5.1 BIOS Error Messages

Table 80 lists the error messages and provides a brief description of each.

Table 80. BIOS Error Messages

Error Message	Explanation
GA20 Error	An error occurred with Gate A20 when switching to protected mode during the memory test.
Pri Master HDD Error Pri Slave HDD Error Sec Master HDD Error Sec Slave HDD Error	Could not read sector from corresponding drive.
Pri Master Drive - ATAPI Incompatible Pri Slave Drive - ATAPI Incompatible Sec Master Drive - ATAPI Incompatible Sec Slave Drive - ATAPI Incompatible	Corresponding drive in not an ATAPI device. Run Setup to make sure device is selected correctly.
A: Drive Error	No response from diskette drive.
Cache Memory Bad	An error occurred when testing L2 cache. Cache memory may be bad.
CMOS Battery Low	The battery may be losing power. Replace the battery soon.
CMOS Display Type Wrong	The display type is different than what has been stored in CMOS. Check Setup to make sure type is correct.
CMOS Checksum Bad	The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.
CMOS Settings Wrong	CMOS values are not the same as the last boot. These values have either been corrupted or the battery has failed.
CMOS Date/Time Not Set	The time and/or date values stored in CMOS are invalid. Run Setup to set correct values.
DMA Error	Error during read/write test of DMA controller.
FDC Failure	Error occurred trying to access diskette drive controller.
HDC Failure	Error occurred trying to access hard disk controller.

Table 80. BIOS Error Messages (continued)

Error Message	Explanation
Checking NVRAM	NVRAM is being checked to see if it is valid.
Update OK!	NVRAM was invalid and has been updated.
Updated Failed	NVRAM was invalid but was unable to be updated.
Keyboard Error	Error in the keyboard connection. Make sure keyboard is connected properly.
KB/Interface Error	Keyboard interface test failed.
Memory Size Decreased	Memory size has decreased since the last boot. If no memory was removed then memory may be bad.
Memory Size Increased	Memory size has increased since the last boot. If no memory was added there may be a problem with the system.
Memory Size Changed	Memory size has changed since the last boot. If no memory was added or removed then memory may be bad.
No Boot Device Available	System did not find a device to boot.
Off Board Parity Error	A parity error occurred on an off-board card. This error is followed by an address.
On Board Parity Error	A parity error occurred in onboard memory. This error is followed by an address.
Parity Error	A parity error occurred in onboard memory at an unknown address.
NVRAM/CMOS/PASSWORD cleared by Jumper	NVRAM, CMOS, and passwords have been cleared. The system should be powered down and the jumper removed.
<ctrl_n> Pressed</ctrl_n>	CMOS is ignored and NVRAM is cleared. User must enter Setup.

5.2 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST-codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.

◯ NOTE

The POST card must be installed in PCI bus connector 1.

The tables below offer descriptions of the POST codes generated by the BIOS. Table 81 defines the uncompressed INIT code checkpoints, Table 82 describes the boot block recovery code checkpoints, and Table 83 lists the runtime code uncompressed in F000 shadow RAM. Some codes are repeated in the tables because that code applies to more than one operation.

Table 81. Uncompressed INIT Code Checkpoints

Code	Description of POST Operation	
D0	NMI is Disabled. Onboard KBC, RTC enabled (if present). Init code Checksum verification starting.	
D1	Keyboard controller BAT test, CPU ID saved, and going to 4 GB flat mode.	
D3	Do necessary chipset initialization, start memory refresh, and do memory sizing.	
D4	Verify base memory.	
D5	Init code to be copied to segment 0 and control to be transferred to segment 0.	
D6	Control is in segment 0. To check recovery mode and verify main BIOS checksum. If either it is recovery mode or main BIOS checksum is bad, go to check point E0 for recovery else go to check point D7 for giving control to main BIOS.	
D7	Find Main BIOS module in ROM image.	
D8	Uncompress the main BIOS module.	
D9	Copy main BIOS image to F000 shadow RAM and give control to main BIOS in F000 shadow RAM.	

Table 82. Boot Block Recovery Code Checkpoints

Code	Description of POST Operation	
E0	Onboard Floppy Controller (if any) is initialized. Compressed recovery code is uncompressed in F000:0000 in Shadow RAM and give control to recovery code in F000 Shadow RAM. Initialize interrupt vector tables, initialize system timer, initialize DMA controller and interrupt controller.	
E8	Initialize extra (Intel Recovery) Module.	
E9	Initialize floppy drive.	
EA	Try to boot from floppy. If reading of boot sector is successful, give control to boot sector code.	
EB	Booting from floppy failed, look for ATAPI (LS-120, Zip) devices.	
EC	Try to boot from ATAPI. If reading of boot sector is successful, give control to boot sector code.	
EF	Booting from floppy and ATAPI device failed. Give two beeps. Retry the booting procedure again (go to check point E9).	

Table 83. Runtime Code Uncompressed in F000 Shadow RAM

Code	Description of POST Operation	
03	NMI is Disabled. To check soft reset/power-on.	
05	BIOS stack set. Going to disable cache if any.	
06	POST code to be uncompressed.	
07	CPU init and CPU data area init to be done.	
08	CMOS checksum calculation to be done next.	
0B	Any initialization before keyboard BAT to be done next.	
0C	KB controller I/B free. To issue the BAT command to keyboard controller.	
0E	Any initialization after KB controller BAT to be done next.	
0F	Keyboard command byte to be written.	
10	Going to issue Pin-23,24 blocking/unblocking command.	
11	Going to check pressing of <ins>, <end> key during power-on.</end></ins>	
12	To init CMOS if "Init CMOS in every boot" is set or <end> key is pressed. Going to disable DMA and Interrupt controllers.</end>	
13	Video display is disabled and port-B is initialized. Chipset init about to begin.	
14	8254 timer test about to start.	
19	About to start memory refresh test.	
1A	Memory Refresh line is toggling. Going to check 15 μs ON/OFF time.	
23	To read 8042 input port and disable Megakey GreenPC feature. Make BIOS code segment writeable.	
24	To do any setup before Int vector init.	
25	Interrupt vector initialization to begin. To clear password if necessary.	
27	Any initialization before setting video mode to be done.	
28	Going for monochrome mode and color mode setting.	
2A	Different buses init (system, static, output devices) to start if present. (See Section 5.3 for details of different buses.)	
2B	To give control for any setup required before optional video ROM check.	
2C	To look for optional video ROM and give control.	
2D	To give control to do any processing after video ROM returns control.	
2E	If EGA/VGA not found then do display memory R/W test.	
2F	EGA/VGA not found. Display memory R/W test about to begin.	
30	Display memory R/W test passed. About to look for the retrace checking.	
31	Display memory R/W test or retrace checking failed. To do alternate Display memory R/W test.	
32	Alternate Display memory R/W test passed. To look for the alternate display retrace checking.	
34	Video display checking over. Display mode to be set next.	
37	Display mode set. Going to display the power-on message.	
38	Different buses init (input, IPL, general devices) to start if present. (See Section 5.3 for details of different buses.)	
39	Display different buses initialization error messages. (See Section 5.3 for details of different buses.)	
3A	New cursor position read and saved. To display the Hit message.	

Table 83. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
40	To prepare the descriptor tables.	
42	To enter in virtual mode for memory test.	
43	To enable interrupts for diagnostics mode.	
44	To initialize data to check memory wrap around at 0:0.	
45	Data initialized. Going to check for memory wrap around at 0:0 and finding the total system memory size.	
46	Memory wrap around test done. Memory size calculation over. About to go for writing patterns to test memory.	
47	Pattern to be tested written in extended memory. Going to write patterns in base 640k memory.	
48	Patterns written in base memory. Going to find out amount of memory below 1M memory.	
49	Amount of memory below 1M found and verified. Going to find out amount of memory above 1M memory.	
4B	Amount of memory above 1M found and verified. Check for soft reset and going to clear memory below 1M for soft reset. (If power on, go to check point # 4Eh).	
4C	Memory below 1M cleared. (SOFT RESET) Going to clear memory above 1M.	
4D	Memory above 1M cleared. (SOFT RESET) Going to save the memory size. (Go to check point # 52h).	
4E	Memory test started. (NOT SOFT RESET) About to display the first 64k memory size.	
4F	Memory size display started. This will be updated during memory test. Going for sequential and random memory test.	
50	Memory testing/initialization below 1M complete. Going to adjust displayed memory size for relocation/shadow.	
51	Memory size display adjusted due to relocation/ shadow. Memory test above 1M to follow.	
52	Memory testing/initialization above 1M complete. Going to save memory size information.	
53	Memory size information is saved. CPU registers are saved. Going to enter in real mode.	
54	Shutdown successful, CPU in real mode. Going to disable gate A20 line and disable parity/NMI.	
57	A20 address line, parity/NMI disable successful. Going to adjust memory size depending on relocation/shadow.	
58	Memory size adjusted for relocation/shadow. Going to clear Hit message.	
59	Hit message cleared. <wait> message displayed. About to start DMA and interrupt controller test.</wait>	
60	DMA page register test passed. To do DMA#1 base register test.	
62	DMA#1 base register test passed. To do DMA#2 base register test.	
65	DMA#2 base register test passed. To program DMA unit 1 and 2.	
66	DMA unit 1 and 2 programming over. To initialize 8259 interrupt controller.	
7F	Extended NMI sources enabling is in progress.	
80	Keyboard test started. Clearing output buffer, checking for stuck key, to issue keyboard reset command.	
81	Keyboard reset error/stuck key found. To issue keyboard controller interface test command.	
82	Keyboard controller interface test over. To write command byte and init circular buffer.	
83	Command byte written, global data init done. To check for lock-key.	

Table 83. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
84	Lock-key checking over. To check for memory size mismatch with CMOS.	
85	Memory size check done. To display soft error and check for password or bypass setup.	
86	Password checked. About to do programming before setup.	
87	Programming before setup complete. To uncompress SETUP code and execute CMOS setup.	
88	Returned from CMOS setup program and screen is cleared. About to do programming after setup.	
89	Programming after setup complete. Going to display power-on screen message.	
8B	First screen message displayed. <wait> message displayed. PS/2 Mouse check and extended BIOS data area allocation to be done.</wait>	
8C	Setup options programming after CMOS setup about to start.	
8D	Going for hard disk controller reset.	
8F	Hard disk controller reset done. Floppy setup to be done next.	
91	Floppy setup complete. Hard disk setup to be done next.	
95	Init of different buses optional ROMs from C800 to start. (See Section 5.3 for details of different buses.)	
96	Going to do any init before C800 optional ROM control.	
97	Any init before C800 optional ROM control is over. Optional ROM check and control will be done next.	
98	Optional ROM control is done. About to give control to do any required processing after optional ROM returns control and enable external cache.	
99	Any initialization required after optional ROM test over. Going to setup timer data area and printer base address.	
9A	Return after setting timer and printer base address. Going to set the RS-232 base address.	
9B	Returned after RS-232 base address. Going to do any initialization before Coprocessor test.	
9C	Required initialization before Coprocessor is over. Going to initialize the Coprocessor next.	
9D	Coprocessor initialized. Going to do any initialization after Coprocessor test.	
9E	Initialization after Coprocessor test is complete. Going to check extended keyboard, keyboard ID and num-lock.	
A2	Going to display any soft errors.	
A3	Soft error display complete. Going to set keyboard typematic rate.	
A4	Keyboard typematic rate set. To program memory wait states.	
A5	Going to enable parity/NMI.	
A7	NMI and parity enabled. Going to do any initialization required before giving control to optional ROM at E000.	
A8	Initialization before E000 ROM control over. E000 ROM to get control next.	
A9	Returned from E000 ROM control. Going to do any initialization required after E000 optional ROM control.	
AA	Initialization after E000 optional ROM control is over. Going to display the system configuration.	
AB	Put INT13 module runtime image to shadow.	
AC	Generate MP for multiprocessor support (if present).	
AD	Put CGA INT10 module (if present) in Shadow.	

Table 83. Runtime Code Uncompressed in F000 Shadow RAM (continued)

Code	Description of POST Operation	
AE	Uncompress SMBIOS module and init SMBIOS code and form the runtime SMBIOS image in shadow.	
B1	Going to copy any code to specific area.	
00	Copying of code to specific area done. Going to give control to INT-19 boot loader.	

5.3 Bus Initialization Checkpoints

The system BIOS gives control to the different buses at several checkpoints to do various tasks. Table 84 describes the bus initialization checkpoints.

Table 84. Bus Initialization Checkpoints

Checkpoint	Description
2A	Different buses init (system, static, and output devices) to start if present.
38	Different buses init (input, IPL, and general devices) to start if present.
39	Display different buses initialization error messages.
95	Init of different buses optional ROMs from C800 to start.

While control is inside the different bus routines, additional checkpoints are output to port 80h as WORD to identify the routines under execution. In these WORD checkpoints, the low byte of the checkpoint is the system BIOS checkpoint from which the control is passed to the different bus routines. The high byte of the checkpoint is the indication of which routine is being executed in the different buses. Table 85 describes the upper nibble of the high byte and indicates the function that is being executed.

Table 85. Upper Nibble High Byte Functions

Value	Description
0	func#0, disable all devices on the bus concerned.
1	func#1, static devices init on the bus concerned.
2	func#2, output device init on the bus concerned.
3	func#3, input device init on the bus concerned.
4	func#4, IPL device init on the bus concerned.
5	func#5, general device init on the bus concerned.
6	func#6, error reporting for the bus concerned.
7	func#7, add-on ROM init for all buses.

Table 86 describes the lower nibble of the high byte and indicates the bus on which the routines are being executed.

Table 86. Lower Nibble High Byte Functions

Value	Description
0	Generic DIM (Device Initialization Manager)
1	On-board System devices
2	ISA devices
3	EISA devices
4	ISA PnP devices
5	PCI devices

5.4 Speaker

A 47 Ω inductive speaker is mounted on the Desktop Board D865GVHZ. The speaker provides audible error code (beep code) information during POST.

For information about	Refer to
The location of the onboard speaker on the Desktop Board D865GVHZ	Figure 1, on page 14

5.5 BIOS Beep Codes

Whenever a recoverable error occurs during POST, the BIOS displays an error message describing the problem (see Table 87). The BIOS also issues a beep code (one long tone followed by two short tones) during POST if the video configuration fails (a faulty video card or no card installed) or if an external ROM module does not properly checksum to zero.

An external ROM module (for example, a video BIOS) can also issue audible errors, usually consisting of one long tone followed by a series of short tones. For more information on the beep codes issued, check the documentation for that external device.

There are several POST routines that issue a POST terminal error and shut down the system if they fail. Before shutting down the system, the terminal-error handler issues a beep code signifying the test point error, writes the error to I/O port 80h, attempts to initialize the video and writes the error in the upper left corner of the screen (using both monochrome and color adapters).

If POST completes normally, the BIOS issues one short beep before passing control to the operating system.

Table 87. Beep Codes

Beep	Description
1	Refresh failure
2	Parity cannot be reset
3	First 64 KB memory failure
4	Timer not operational
5	Not used
6	8042 GateA20 cannot be toggled
7	Exception interrupt error
8	Display memory R/W error
9	Not used
10	CMOS Shutdown register test error
11	Invalid BIOS (e.g. POST module not found, etc.)

Intel Desktop Board D865GVHZ Technical Product Specification